
BM873 restart/loader

digital



BM873 restart/loader

1st Edition, January 1974 2nd Printing (Rev), April 1974 3rd Printing (Rev), October 1974

Copyright © 1974 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC

PDP

FLIP CHIP

FOCAL

DIGITAL


COMPUTER LAB

UNIBUS

MASSBUS

CONTENTS

		Page
CHAPTER 1	DESCRIPTION	
1.1	INTRODUCTION	. 1-1
1.2	GENERAL DESCRIPTION	
1.3	FUNCTIONAL DESCRIPTION	. 1-2
CHAPTER 2	INSTALLATION AND CHECKOUT	
2.1	INSTALLATION	. 2-1
2.1.1	Start Address Selection	
2.1.2	Jumper Selection	
2.1.3	CPU Addressing with Volatile Memory	
2.2	CHECKOUT	
CHAPTER 3	PROGRAMMING	
3.1	POWER FAIL PROGRAMMING	. 3-1
3.2	REGISTER DESCRIPTION	
CHAPTER 4	OPTIONS	
4.1	USER CUSTOM PROGRAM FOR THE BM873-YA	. 4-1
CHAPTER 5	INTERFACE	
CHAPTER 6	ENGINEERING DRAWINGS	
APPENDIX A	DEVICE STARTING ADDRESSES	
	ILLUSTRATIONS	
Figure No.	Title	Page
1-1	Remote Start Timing	. 1-3
1-2	Memory Read Timing	
2-1	External Interface Circuit Diode Matrix	
4-1	Sample ROM Program Data Sheet	
	TABLES	
Table No.	Title	Page
1-1	BM873 Specifications	. 1-2



CHAPTER 1 DESCRIPTION

1.1 INTRODUCTION

This manual describes the operation and theory of the BM873 Restart/Loader. This option is intended for use with the PDP-11 family of processors. The BM873

- serves as general purpose loader for processors of the 11 family,
- contains bootstrap loaders for all common devices,
- provides the capability of loading with a "hidden console",
- permits starting from several sources e.g., pushbutton, Watchdog Timer, MODEM control, power fail, etc.,
- gives PDP-11 systems an initial program load capability,
- contains at least four starting addresses, and
- permits the calling of a special user ROM program.

It is assumed that the reader is thoroughly familiar with the operation of the PDP-11 processor with which this option is used.

1.2 GENERAL DESCRIPTION

The BM873 option is mounted on a single quad-sized module which plugs into a small peripheral controller (SPC) slot. In its basic version, the BM873-YA contains several bootstrap loader programs within a 128-word Read-Only Memory (ROM). The BM873-YB contains, within a 256-word ROM, the bootstrap loader programs for Massbus devices, in addition to the programs contained on the BM873-YA. These programs may be loaded either from the console (Load Address and Start), by a JMP instruction in the program, or by an external contact closure or voltage level. The external interface is made via an 8-pin Mate-N-Lok connector. Specifications are listed in Table 1-1.

Table 1-1 BM873 Specifications

Capacity BM873-YA	128 words, read only (256 words optional)
BM873-YB	256 words, read only
Word length	16 bits
ROM cycle time	500 ns
Voltage requirements	+5 V ±5% -15 V ±5%
Current requirements	1.0 A max @ +5 V 2.0 mA max @ -15 V
Operating temperature	10° to 50° C
Humidity	20% to 95%

1.3 FUNCTIONAL DESCRIPTION

The BM873 consists of two basic sections: the Restart Sequencer and the ROM.

Figure 1-1 shows the remote start timing. The Restart Sequencer takes contact closures or voltage levels and, after filtering and delaying, sets one of four Start Address Select flip-flops. The setting of one of the flip-flops causes the Begin Load Sequence flip-flop to set; this, in turn, initiates two one-shots to create a BUS AC LO/BUS DC LO sequence. The processor responds to the sequence by performing its normal power-down and power-up trap routines. Prior to the power-up sequence, however, the BM873 option asserts 773000 on the Unibus Address Lines. As a result, when the Program Counter (PC) and Processor Status Word (PSW) are restored, the data is taken from locations 773024/26 (nonvolatile memory systems) or from locations 773224/26 (volatile memory systems). Both of these addresses are locations within the BM873 option. The data from 773*24 is 173000; the data from 773*26 is 340, establishing a priority level of 7.

The data read from 773*24 (173000) will have an offset address ORed onto Offset Address bits 8 through 1, giving a range of 173000 to 173776. The offset address bits are enabled by one of the four Start Address Select flip-flops via a diode matrix (Paragraph 2.1.1). Each bootstrap loader program has its own starting address, and it is this address that is selected via the offset address bits.

In the BM873-YB, some of the bootstrap loader programs have two starting addresses. The first address automatically selects unit zero and the second address selects the unit specified in the switch register. See Appendix A for device starting addresses.

The following sequence of operations would be typical:

- Close external switch and wait for switch filter delay.
- Assert AC LO; wait 6 ms.
- Assert DC LO for 6 ms; then wait 8 ms.
- Drop AC LO and assert address 773000.
- Wait for INIT to finish.
- The processor enters power-up routine.




Figure 1-1 Remote Start Timing

- The BM873 option recognizes the fetch of address 773024 or 773224 and asserts 173XXX plus the 8-bit offset address to the data lines.
- The processor reads location 773026 or 773226 which is always 000340 (priority level 7).
- The processor fetches the next instruction from the ROM in address range 773000-773776. From this point, the bootstrap loader program contained in the ROM has control. (In the PDP-11/35 and PDP-11/40 systems, the PSW is fetched before the PC.)

If an actual power fail occurs in a nonvolatile memory system, the BM873 option does nothing, and the power-down and power-up traps work in the normal manner. If an actual power fail occurs in a volatile memory system, the power-up jumpers in the processor are set for 173224. During power-up the processor will fetch from 173224; the combination of address 773224 and no external lines asserted will cause the BM873 option to assert line 1 as a default case. Thus, in this case, the offset address selected for line 1 becomes the bootstrap loader call for power fail.

Data is read from the ROM in two bytes. Address bits 7 through 1 are present at all times via the bus receivers. Address bit 0 is generated on the module. A0 is always clear prior to a read cycle. The setting of A0 clocks the first byte into a holding register and simultaneously changes the address to gate the second byte to the output drivers. After a delay of about 200 ns, the output gates are enabled and the ROM data is placed on the Unibus. SSYN is asserted about 150 ns later, completing the read cycle. Figure 1-2 illustrates memory read timing.




Figure 1-2 Memory Read Timing

CHAPTER 2 INSTALLATION AND CHECKOUT

2.1 INSTALLATION

Normally the BM873 Restart/Loader is installed at the factory and no further installation is required. However, if this option is added to an existing system, it may be necessary to add wiring to make the AC LO and DC LO signals available. These signals are provided on the PDP-11/05 and PDP-11/45 processors, and on the DD11-B. On the PDP-11/15, PDP-11/20, PDP-11/35, PDP-11/40, and the DD11-A it is necessary to ensure that the SPC slot containing the BM873 has BUS AC LO and BUS DC LO wiring available as follows:

Pin CV1 to B01F1 or B04F1 (BUS AC LO)

Pin CN1 to B01F2 or B04F2 (BUS DC LO)

If the wiring is not present, it must be added by hand-wiring, using a wire color different from that of the existing backplane wiring.

NOTE The BM873 option must be on the CPU side of any bus buffer.

2.1.1 Start Address Selection

Each of the four external interface circuits has an associated address which must be specified for that circuit to be addressed. Each address consists of a fixed high-order portion (773XXX) and a low-order portion (bits 8 through 1) that is selected by adding or cutting diodes (Figure 2-1). When adding diodes, a low-wattage iron should be used and care should be taken with the plated mounting holes, so that the plating is not lifted from the laminate by the heat. The diodes (DEC type 664 or 1N3606) should be positioned so that their cathodes point toward the gold fingers of the module.

Appendix A lists starting addresses for various devices used with the BM873-YA and BM873-YB Restart/Loaders. The three rightmost digits of the address represent the low-order portion to be selected via diodes.

The diagnostic program for this option contains a listing of the loader program in the comments portion of the Data Compare section. That diagnostic will be updated to contain the starting addresses and listing of future variations (-YC, etc.).




Figure 2-1 External Interface Circuit Diode Matrix

2.1.2 Jumper Selection

The BM873 module contains three jumpers that are marked with the numerals 1, 2, and 3. Jumpers 1 and 2 are used to compensate for differences between the PDP-11/40 and 11/35 and all other PDP-11 family processors. Jumper 1 should be installed when the option is used with either the PDP-11/40 or the PDP-11/35. Jumper 2 should be installed for use with any other processor in the PDP-11 family.

Jumper 3 controls access to an extra 128 words of ROM. When this jumper is cut, additional addresses from 773400 to 773776 become available. For the BM873-YB, this jumper is always cut.

2.1.3 CPU Addressing with Volatile Memory

When this option is used in computers with volatile memory, the power fail trap address must be jumpered to 773224 if automatic reloading is desired.

For a PDP-11/45 CPU, install jumpers W6, W3, and W1 on the M8100 board. This will provide an address of 773224.

For a PDP-11/40 CPU, connect jumper W7 on the M7235 board for a binary 1. This jumper will provide an address of 7732XX. The last two digits are provided by jumpers 4 and 2.

2.2 CHECKOUT

The diagnostic program for the BM873 option is MAINDEC-11-DZBMD-A. This program starts with a dialogue and is self-explanatory. As new ROM programs are implemented, this diagnostic may be modified. However, the basic version may be used on all option variations as long as the user visually checks the ROM data following the first pass.

The diagnostic contains the instructions for its own operation. The opening dialogue establishes which option variation (-YA, -YB, etc.) is being tested.

CHAPTER 3 PROGRAMMING

This device is a Read-Only Memory and requires no programming. However, certain factors must be considered in system programming as the following paragraphs explain.

3.1 POWER FAIL PROGRAMMING

With the BM873 option installed, the power-down/power-up routines may require modification, depending on the bootstrap used. Use of the external interface causes the power-fail sequence in the CPU when AC LO is detected going low; the power-up trap program is not used, and, therefore, not restored.

This is not a problem when a bootstrap loads into core and overwrites location 24, because the new program will set up the power-fail routine. However, if the new program does not reload location 24, the next power-fail sequence (may be real) will find the power-up restore program instead of the power-down routine.

This condition can be resolved by the power-fail routine testing this option with any DATI instruction. The combination of this option and a real power-fail will cause the DATI to perform in a normal manner. The combination of this option and the external interface active (causing the AC LO and trap) will cause a nonexistent device trap (no SSYN) to location 4.

	MOV	#1S,@#4	; TRAP CATCHER
	CLR	@#6	
	TST	@#173000	; DEV BLIND?
	NOP		
2S:	MOV	#PWRUP,@#24	; REAL PWR FAIL
	(SAVE ROUTINE)		
1S:	HALT		

Example 1

The above program works because this option goes "blind" (will not return SSYN) when it has been activated by an external interface signal. This condition continues from the assertion of AC LO until the release of DC LO.

3.2 REGISTER DESCRIPTION

There are no registers in this device. There are four flip-flops that can be loaded for diagnostic purposes but they cannot be read.

CHAPTER 4 OPTIONS

4.1 USER CUSTOM PROGRAM FOR THE BM873-YA

Two etched circuit positions on the BM873-YA board provide an extra 128 words of ROM. To add this extra memory capacity, Jumper 3 must be cut, permitting address recognition of all 256 words.

Figure 4-1 is a sample ROM program data sheet that can be helpful in programming the ROMs. Columns 1 and 2 contain the PDP-11 program listing. From the address data in column 1, the ROM starting address can be determined and the offset diodes cut (diode = 1; no diode = 0). The data in column 2 must be expressed in binary form as in columns 3 and 4. (Note that byte 1 is moved to the line below that of the original entry.) The eight binary digits for each byte are then shifted into columns 5 and 6 under the ROM B and ROM A headings, respectively. Columns 7 and 8 contain the resulting ROM address in binary and decimal form, respectively. Column 8 consists of four columns of decimal addresses, distinguished by the configuration of the 2 MSB of the binary address. Each program data sheet contains 64 ROM locations (32 words), hence four sheets are required to encode all 128 words. Therefore, only one of the four subcolumns of decimal addresses actually applies for each sheet, and the other three should be crossed out to avoid confusion. The 2-column checklist between columns 7 and 8 can be used for checkoff purposes, e.g., checking off ROMs as they are blasted.

A blank program data sheet is included in Chapter 6 to assist the user in programming the read-only memory of the BM873.

Customers who wish to create their own programs can purchase PROMs from integrated circuit vendors or distributors. Some distributors have programming capabilities so that programmed ROMs can be purchased. The following PROMs have been found acceptable:

Intersil type 5603 A Monolithic Memories Inc. type 6300

The following PROMs have not been tested but according to the manufacturer's data should be acceptable. Any PROM that is specified to be "pin compatible with the 74187" should work in this application.

National Semiconductor type DM8573 Signetics type 82S26

							Sheet	of 4	ļ		
											Choose one
							1	2	3	4	of four
		ROM Progr	ram Data Sheet	- 32 ₁₀ Word Blo	ck		$\overline{\Psi}$	▼	*	₩	sheets. Cross
									Bits 7 &		out the
Program Listing	Octal List	ROM "B"	ROM "A"	ROM Addr.			76	76	76	76	other three
Addr. Data	Byte "1" Byte "0"	3 2 1 0	3 2 1 0	5 4 3 2 1 0		В	00	01	10	11	address lists.
	<u> </u>										
173000 0107.02	11 000 010	1100	0010	000000	V	V	0	64	128	192	
	0 001 000 1	0001	0001	1	1	V	1	65	129	193	
173002,000455	00 101 101	0010	1101	0 0 0 0 1 0	V	1	2	66	130	194	
	0 000 0001	0000	0001	1	1	V	3	67	131	195	
173004 177462	00 110 010	0011	0010	0 0 0 1 0 0	V		4	68	132	196	
	/ /// ///	1111	1111	1	V		5	69	133	197	
173006 000005		0000	0101	0 0 0 1 1 0	V		6	70	134	198	
	0 000 000 0	0000	0000	1	/		7	71	135	199	
173010 010702	11 000 010	1100	0010	001000	V		8	72	136	200	
	0 0 0 1 0 0 0 1	0001	0001	1	V		9	73	137	201	
173012 000451		0010	1001	0 0 1 0 1 0	V		10	74	138	202	
	0 000 000 1	0000	0001	1	/		11	75	139	203	
173014 177406	00 000 110	0000	0110	0 0 1 1 0 0			12	76	140	204	
	VII II		1//11	1			13	77	141	205	
	00		0000	0.0.1	V		14	79-		206	
) 						-	The same of the sa				
I										0	
										0	
										9	
l 										9	•
17300										0	
172 0// 202 1/20	0	000		0.1.110				10	102		1
173066 000 423			0001	1 1 0 1 1 0	V	\rightarrow		118	182	247	
173070176716	0 000 000 1	0000	0001	1 1 1 0 0 0	V		55	119	183	247	
1130 10 116 116		<u> </u>	1110	1 1 1 0 0 0	/		56	120	184	248	
110.000	11111101	1111	1101		/		57	121	185		
173072 000005	· · · · · · · · · · · · · · · · · · ·		0101	1 1 1 0 1 0	/		58	122	186	250	
400 0 3 44 1 2 1 2 1 2 1	0 000 000 0	0000	0000		V		59	123	187	251	
173074 1010702			0010	1 1 1 1 0 0	V		60	124 125	188	252 253	
1200 7/ 0 75 11	0 001 000 1	0001	0001		1	-	61		189		
113076 000417		0000	1111	1 1 1 1 1 0	1		62	126	190	254	
	0 000 000 1	0000	0001	1	V		63	127	191	255	-

Figure 4-1 Sample ROM Program Data Sheet

CHAPTER 5 INTERFACE

The external interface consists of four separate high-impedance receivers with 4.7-kilohm resistors in series with each one. A -15 V source is provided through 10 kilohms to facilitate the use of contact closures. The external interface also accepts single-ended voltage inputs. A signal of 0.5 mA at -4 V or greater will cause a Restart sequence. The maximum permissible input is ± 25 V.


These inputs are filtered with RC networks and Schmitt triggers and have a time delay of approximately 10 to 15 ms. The signal must remain for at least 150 ms. Only one external line may be active at a time; two or more active at the time of the sample will cause a race condition until one wins, but the result will be indeterminate.


The interface connector is an 8-pin male Mate-N-Lok (DEC Part Number 12-09340-01). Five pins (DEC Part Number 12-09378) are required for connection--placed as shown in Figure 2-1.


CHAPTER 6 ENGINEERING DRAWINGS


This chapter contains the 4-sheet engineering drawing of the BM873 (D-CS-M873-0-1) and a blank program data sheet for use in programming the read-only memory of this option. Use of these sheets is described in Chapter 4 of this manual.

			v s
)









Choose one of four sheets. Cross out the other three address lists.

		_	_	
	1	2	3	4
ROM Program Data Sheet - 32 ₁₀ Word Block	4	₩	₹	1
		Address	Dito 7 P.	6

Sheet

of 4

	ROM Program Data Sheet -32_{10} Word Block					₩	₹ Address	₩ Bits 7 &	6 ₩				
Martin Data Byre T	Program Listing	O	ctal List	ROM "B"	ROM "A"	ROM Addr			1	7 6			
The property of the property												and the same of th	
		-	1 - 1	<i>5 2 1 5</i>				A	В				
	1					00000	0			0	64	128	192
						0 0 0 0	1			1	L		
						0 0 0 0 1	0			2.		A STATE OF THE PARTY OF THE PAR	Control of the Contro
						0 0 0 0 1	1				8		
						00010	0						
											3		
						00011	0						
							1					1	
		Parameter Company				00100	0			8			
							1						The County of th
						00101	0			10			-
							1			11			
		Place of the second				0 0 1 1 0	0			12	76		
							1			13	77	141	
		William College State College State College State College State College State				0 0 1 1 1	0			14	78	142	206
			Catalogue				1			15	79	143	207
						01000	0				A		
			Control de la co										
0 0 0 0 0 20 84 148 212						0 1 0 0 1	0						
							1					147	211
		- Annual Control of the Control of t				0 1 0 1 0	0				L	148	212
							1					149	213
						0 1 0 1 1	0						214
							- 1						215
						0 1 1 0 0	0						216
							1					153	217
						0 1 1 0 1	0			26	90	154	218
							1			27	91	155	219
						0 1 1 1 0	0			28	92	156	220
1 0 0 0 0 0 32 96 160 224 1 0 0 0 0 0 32 96 160 224 1 0 0 0 0 0 0 32 96 160 224 1 0 0 0 0 1 0 0 334 98 160 224 1 0 0 0 1 0 0 34 98 160 224 1 0 0 0 1 0 0 34 98 160 225 1 0 0 0 1 0 0 36 100 164 228 1 0 0 0 1 0 0 36 100 164 228 1 0 0 0 1 1 0 0 36 100 164 228 1 0 0 0 1 1 0 0 38 102 166 230 1 0 0 0 1 1 0 0 38 102 166 230 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							1			29	93	157	221
		N-12-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1				0 1 1 1 1	0			30	94	158	222
1							1					159	223
1 0 0 0 1 0 34 98 163 226 227						10000	0			32	96	160	224
1 0 1 0 1 0 0 36 100 164 228 10 0 1 1 0 0 1 0 0 36 100 164 228 10 0 0 1 1 0 0 38 102 166 230 10 0 1 0 0 38 102 166 230 10 0 1 0 0 38 102 166 230 10 0 1 0 0 0 40 104 168 232 10 0 1 0 1 0 0 0 40 104 168 232 10 0 1 0 1 0 0 0 42 106 170 234 10 0 1 0 0 0 0 44 108 172 236 10 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0							- 1			33	97	161	225
1 0 0 1 0 0 36 100 164 228 1 0 0 1 1 0 0 37 101 165 229 10 0 1 1 1 0 38 102 166 230 1 0 1 1 0 0 0 40 104 168 232 103 167 231 104 105 169 233 103 103 107 231 104 105 169 233 105 1						1 0 0 0 1	0			34	98	162	226
1 0 0 1 1 0 0 38 102 166 230										35	99	1c5	227
1 0 0 1 1 0 0 38 102 166 230 13 39 103 167 231 1 0 1 0 0 0 40 104 168 232 1 0 1 0 1 0 1 0 0 40 104 168 232 1 0 1 0 1 0 1 0 0 42 106 170 234 1 0 1 1 0 0 0 44 108 172 236 1 0 1 1 0 0 0 44 108 172 236 1 0 1 1 1 0 0 46 110 174 238 1 0 1 1 1 1 0 0 46 110 174 238 1 0 1 1 1 1 0 0 46 110 174 238 1 0 1 1 1 1 0 0 0 48 112 176 240 1 0 1 1 0 0 0 48 112 176 240 1 0 1 1 0 0 0 48 112 176 240 1 1 0 1 0 0 0 50 114 178 242 1 1 0 1 0 0 0 50 114 178 242 1 1 0 1 0 0 0 50 114 178 242 1 1 0 1 0 0 0 50 114 178 242 1 1 0 1 1 0 0 0 50 114 178 242 1 1 0 1 1 0 0 50 114 188 224 1 1 1 1 1 1 0 0 0 56 120 184 248 1 1 1 1 1 1 0 0 0 58 122 186 250 1 1 1 1 1 1 0 0 0 60 124 188 252 1 1 1 1 1 1 0 0 0 60 124 188 252 1 1 1 1 1 1 1 0 0 0 60 124 188 253 1 1 1 1 1 1 1 1 0 0 60 126 190 254 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1						1 0 0 1 0	0			36	100	164	228
1 0 1 0 0 0						L						165	229
1 0 1 0 0 0						1 0 0 1 1	0					166	230
1							1						231
1 0 1 0 1 0						10100	0						
1						·							
1 0 1 1 0 0						10101	0				L		
1							1						
1 0 1 1 1 0						10110							
1										Company of the Compan			
1 1 0 0 0 0						ļ							
1							_				ı	1	
— 110010 50 114 178 242 — 1 10100 51 115 179 243 — 110100 52 116 180 244 — 1 53 117 181 245 — 1 10110 54 118 182 246 — 1 11000 55 119 183 247 — 1 11000 56 120 184 248 — 1 11000 58 122 186 250 — 1 11100 59 123 187 251 — 1 11100 60 124 188 252 — 1 11110 61 125 189 253 — 1 11110 62 126 190 254						11000	0						
1						1 1 2 5 1	1						
110100 52 116 180 244 110110 1 53 117 181 245 110110 54 118 182 246 1110110 55 119 183 247 111000 56 120 184 248 111010 57 121 185 249 111010 58 122 186 250 1111100 60 124 188 252 1111110 61 125 189 253 1111110 62 126 190 254			ļ			11001	<u>U</u>						
							1				1	I	
			ļ										
						1					1	1	
	1					11011	<u> </u>						
					· · · · · · · · · · · · · · · · · · ·	1 1 1 0 0							
							_						
						1							
1111100 60 124 188 252 10 <td></td> <td></td> <td>ļ</td> <td></td> <td></td> <td>11101</td> <td>빆</td> <td></td> <td></td> <td></td> <td>1</td> <td>1</td> <td></td>			ļ			11101	빆				1	1	
						1 1 1 1 0	1					1	
1 1 1 1 1 0 62 126 190 254													
												1	
<u> </u>			ļ										
							1			US	12/	171	233

		,
		•
		,
		,

APPENDIX A DEVICE STARTING ADDRESSES

BM873-YA Starting Addresses

Address	Device Type
773000	RF11 DECdisk
773010	RK 11 Disk
773020	Transfer to address contained in switch register
773030	TC11 DECtape
773050	TM11 DECmagtape
773100	RP11 Disk Pack
773144	RC11 Disk
773210	KL11/DC11 Console TTY Reader
773230	TA11 Cassette
773312	PC11 Paper Tape Reader

BM873-YB Starting Addresses

Address	Device Type
773000	RH11/RS03/RS04 Disk (Unit zero)
773 002	RH11/RS03/RS04 Disk (Unit specified in switch register)
773030	RK11 Disk (Unit zero)
773032	RK11 Disk (Unit specified in switch register)
773070	TC11 DECtape
773110	TM11 DECmagtape
773136	RF11 DECdisk
773150	RH11/TU16/TM02 Tape Drive
773212	RC11 Disk
773230	RH11 Device Combination (Unit zero)*
773 23 1	RH11 Device Combination (Unit specified in switch register)
773320	RH11/RP04 Disk (Unit zero)
773322	RH11/RP04 Disk (Unit specified in switch register)
773344	Transfer to address contained in switch register
773350	RP11 Disk Pack (Unit zero)
773352	RP11 Disk Pack (Unit specified in switch register)
773510	KL11/DL11 Console TTY Reader
773524	TA11 Cassette (Unit zero)
773 526	TA11 Cassette (Unit specified in switch register)
773620	PC11 Paper Tape Reader

^{*}If the TM02/TU16 is selected, the value in the console switch register is the position of the TM02 on the RH11, instead of the unit number on the TU16 drive. The slave unit number (number on TU16) should still be zero.

1		
		ł
		,


Reader's Comments

BM 873 RESTART/LOADER DEC-11-H873A-C-D

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction written, etc.? Is it easy to us			olete, accurate, well organized, well
What features are most usefu	1?		
What faults do you find with	the manual?		
•			
Does this manual satisfy the	need you think it wa	as intended to satisfy? _	
Does it satisfy <i>your</i> needs?		Why?	
Does it satisfy your needs.			
Wayld way mloogs in disease on	ove factural among voy	have found	
would you please indicate an	ly factual errors you	nave found.	
Please describe your position			
Name		Organization	
Street		Department	
City	State		Zip or Country

	Fold Here	
	rold Here	
	— Do Not Tear - Fold Here and Staple — —	
		FIRST CLASS
		PERMIT NO. 33 MAYNARD, MASS.
DIGINESS DEDICATE		
BUSINESS REPLY MAIL NO POSTAGE STAMP NE	CESSARY IF MAILED IN THE UNITED STATES	
Postage will be paid by:		
Tostage win be paid by.		
	Digital Equipment Corporation	
	Technical Documentation Department 146 Main Street	
	Maynard, Massachusetts 01754	





DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS 01754