
GT40/GT42 user's guide



# GT40/GT42 user's guide

1st Edition, June 1973 2nd Printing, September 1973 3rd Printing (Rev), November 1974

# Copyright © 1973, 1974 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC PDP FLIP CHIP FOCAL

DIGITAL COMPUTER LAB

UNIBUS

# CONTENTS

		Page
<b>GT40/GT42</b> GR	APHIC DISPLAY TERMINAL	
1.1	PURPOSE AND SCOPE	1
1.2	GENERAL DESCRIPTION	
1.3		
1.3		
	SYSTEM OPERATION	
1.5		
2.1	GT40/GT42 START-UP PROCEDURES	
2.1.1	GT40/GT42 Terminal Systems	
2.1.2	GT42 Paper Tape Systems	
2.1.3	GT40 Paper Tape Systems	
2.1.4	GT42 Bootstraps For Other Devices	
2.1.5	GT42 Graphics Test	
2.2	GT40/42 FAILURE PROCEDURES	
3.1	GT40/42 INTERFACES	
3.2	PARALLEL PORT	
3.2.1	Unibus Structure , , , , , , , , , , , , , , , , , , ,	
3.2.1.1	Bidirectional Lines	
3.2.1.2	Master/Stave Relationship	
3.2.1.3	Interlocked Communication	
3.2.2	Peripheral Device Organization and Control	
3.2.3	Unibus Control Arbitration	
3.2.3.1	Priority Transfer Requests	
3.2.3.2	Processor Interrupts	
3.2.3.3	Data Transfers	
3.3	SERIAL PORT	
3.4	DL11 PROGRAMMING	
3.4.1	Receiver Status Register	
3.4.2	Receiver Buffer Register	
3.4.3	Transmitter Status Register	
3.4.4	Transmitter Buffer Register	
3.4.5	Interrupts	
3.4.6	Timing Considerations	
3.4.6.1	Receiver	_
3.4.6.2	Transmitter	
3.4.6.3	Break Generation Logic	
3.4.7	Program Notes	
3.4.8	Program Example	
4.1	PROGRAMMING THE GT40/42	
4.2	PROGRAMMING CONCEPT	
4.3	IMPORTANT REGISTERS (all addresses are in octal)	
4.4	PDP-11 INSTRUCTION SET	
4.5	GT40/42 DISPLAY PROCESSOR INSTRUCTION SET	
4.6	PROGRAMMING EXAMPLES	
4.6.1	Initializing the Display Processor	
4.6.2	Display File	
463	Application of the Stop Interrupt	30

# CONTENTS (Cont)

Page

4.7	
4.7.1 4.7.2 4.7.3 4.8 4.8.1 4.8.2 4.8.3 4.8.4 5.1 5.1.1	PROGRAMMING RESTRICTIONS       40         Stop and Sync, Microcoding       40         Display File Changes       41         Non-Flicker Display       41         ADVANCED PROGRAMMING TECHNIQUES       42         Subroutines       42         Light Pen Interaction       44         Special Characters       44         Edge Violations       44         COMMUNICATIONS BOOTSTRAP READ-ONLY MEMORY (ROM)       45         Bootstrap Loader       45         Character Echoing       47
APPENDIX A	KEYBOARD LAYOUT
APPENDIX B	ADDRESS MAPPING
APPENDIX C	CHARACTER CODES
APPENDIX D	ROM BOOTSTRAP LOADER PROGRAM – GT40
APPENDIX E	SCROLLING ROM BOOTSTRAP LOADER PROGRAM – GT42
	ILLUSTRATIONS
Fr NI	
Figure No.	Title Page

# ILLUSTRATIONS (Cont)

	Page
20 21 22 23 A-1 A-2 A-3 B-1 D-1	Encoding and Decoding of Serial Data
	TABLES
Table No.	Title Page
1 2 3 4 5 6 7	Bootstrap Loader Instructions



# GT40/GT42 GRAPHIC DISPLAY TERMINAL

#### 1.1 PURPOSE AND SCOPE

This guide describes the operation of the GT40 and GT42 Graphic Display Terminals. The following information is included: start-up procedures, equipment specifications, programming techniques, interfacing, and a description of the ROM Bootstrap.

#### 1.2 GENERAL DESCRIPTION

The GT40/42 Graphic Display Terminal (Figures 1 through 5) is a high performance graphic display system that operates through a PDP-11/10 computer. The GT40/42 is designed for applications that require both a visual display, and a computation capability. The system can display either alphanumeric information, graphic data such as drawings, diagrams, and patterns, or any combination of these. It is particularly valuable for displaying dynamic, fast-changing data such as waveforms. The GT40/42 can function as a general purpose computer when not performing as a display terminal. In this nondisplay mode of operation, it can operate as a stand-alone system or initiate communications with a host computer as part of a computer network.

#### 1.3 SYSTEM ORGANIZATION

The GT40/42 consists of eight basic components organized to form the system described above. These components are:

- Central Processor Unit (CPU)
- Display Processor Unit (DPU) in which is included the Bootstrap Read Only Memory (ROM)
- Communications Interface Module
- Memory
- Keyboard
- Cathode Ray Tube (CRT) Monitor
- Light Pen
- Power Supply




Figure 1 GT40 Graphic Display Terminal



Figure 2 GT42 Graphic Display Terminal

6959-9




Figure 3 GT40/42 Graphic Display Terminal, Block Diagram






Figure 4 GT40, Rear View



7242-19



7242-5

Figure 5 GT42, Rear View

#### 1.4 SYSTEM OPERATION

The GT40/42 is a stable system that requires only minimum adjustments because it employs a combination of digital and analog techniques a opposed to analog circuits alone. The vector function operates efficiently, providing a good compromise of speed and accuracy and assuring a precise digital vector calculation. The presentation and accumulation of vectors means that every point of a vector is available in digital form.

During plotting, the end-point position is automatically retained, preventing accumulated errors or drift. Four different vector types —solid, long dash, short dash, and dot dash — are possible through standard hardware.

The GT40/42 character generator has both upper and lower case capability with a large repertoire of displayable characters. The display is the automatically refreshing type rather than the storage type so that a bright, continuous image, with excellent contrast ratio, is provided during motion or while changes are being made in the elements of the picture. A hardware blink feature is applicable to any characters or graphics drawn on the screen. A separate line clock in the display permits the GT40/42 to be synchronized to the line frequency. Scope resolution is precise enough to allow overprinting.

The terminal includes logic for descender characters such as "p" and "g," positioning them correctly with respect to the text line. In addition to the 96 ASCII printing characters, 31 special characters are included which are addressed through the shift-idshift-out control codes. These special characters include some Greek letters, architectural symbols, and math symbols. Characters can be drawn in italics simply by selecting the feature through the status instruction bit. Brightness and contrast are such that the scope can be viewed in a normally lighted room.

The instruction set consists of four control-state instructions and five data-state formats. The control instructions set the mode of data interpretation, set the parameters of the displayed image, and allow branching of the instruction flow. Data can be interpreted in any of five different formats, allowing tasks to be accomplished efficiently from both a core usage and time standpoint. The graph/plot feature of the GT40/42 automatically plots the x or y values according to preset distances as values for the opposite axis are recorded.

#### 1.5 EQUIPMENT SPECIFICATIONS

The GT40/42 Graphic Display Terminal operating requirements and physical characteristics are listed by component in the following paragraphs. Refer to Volume 2 of the GT40 Graphic Display Terminal Maintenance Manual for the specifications pertaining to the KD11-B Processor (PDP-11/10).

# **Display Processor**

Instruction Word Length 16 bits

Raster Definition 10 bits

Viewable Area x = 1024 raster unit (1777<sub>8</sub>)

 $y = 768 \text{ raster units } (1377_8)$ 

Paper Size 12 bits

Hardware Blink Programmable

Hardware Intensity Levels 8

Line Frequency Synchronization Hardware programmable

Character Font 6 X 8 dot matrix

Characters/Line 73

Number of Lines 31

Character Set 96 ASCII – upper and lower case plus 31 specials (Greek

letters, math symbols, etc.) (Refer to the appendix)

Control Characters Carriage return

Line feed Backspace

Bell Tone Programmable

Italics Hardware programmable

Line Type Solid

Long dash Short dash Dot dash

Data formats Character (2 char/word)

Short Vector (1 word)
Long Vector (2 words)
Point (2 words)
Relative Point (1 word)
Graphplot x/y (1 word/pt)

DPU Instructions Set Graphic Modes

Jump

No operation (NOP) Load Status Register A Load Status Register B

#### **DL11** Communications Interface Operating Specifications

Data Input and Output Serial data, EIA and CCITT specifications compatible with

Bell 103 and 202 Data Sets

Data Format 1 start bit 5, 6, 7, 8 data bits 1, 1.5, or 2 stop bits, odd,

even or no parity.

Power Required 1.8A @ +5V

0.150A @ -15V

0.050A @ +9 to +15V

Cable iength EIA All baud rates: 50 ft (15.24m)

Noise Margin EIA 5V

MM11 Core Memory (refer also to Volume 2 of the GT40 Graphic Display Terminal Maintenance Manual).

Type Magnetic core, read/write, coincident current, random access

Organization Capacity Planar, 3D, 3-wire

#### Access Time

DATI 400 ns DATIP 400 ns DATO, DATOB 200 ns

#### Cycle Time

 DATI
 900 ns

 DATIP
 450 ns

 DATO, DATOB
 900 ns

(PAUSE L)

DATO, DATOB 450 ns

(PAUSE H)

# LK40 Keyboard

Number of Keystations 58 (Major board)

8 (Minor board)

Encoding Format 1968 USASCII

Number of Codes Either 96 or 128 codes (internal switch controllable,

Output Data Format 8-bit ASCII

1 start bit 7 data bits 2 stop bits

Baud Rate Approximately 150 baud

Output Signal 20-mA current loop

Bell Tone generator

Controls Enable/Disable transmit

#### **CRT Monitor**

Viewable Area

GT40 6.75  $\times$  9 in. (17.145 X 22.86 cm) GT42 8.5 X 11 in. (21.590 X 27.940 cm)

> 30 fL (measured using a shrinking raster technique)

Contrast Ratio > 10:1

Phosphor Type P39 doped with IR

Pincushion  $\pm 1\%$  of full scale to best fit line

Spot Size < 20 mils inside the usable screen area at a brightness of 30

fL [Full Width at Half Maximum (FWHM)]

#### < ±1/2 spot diameter

Repeatability  $< \pm 1$  spot diameter (repeatability is the deviation from the

nominal location of any given spot)

Gain Change From a fixed point on the screen, less than ±0.3% gain

change for each ±1% line voltage variation

Temperature Range 0° to 50°C (operating)

Relative Humidity 10 to 90% (noncondensing)

Linearity Maximum deviation of any straight line will be < 1% of the

line length measured perpendicular to a best-fit straight line

Deflection Method Magnetic (70° diagonal deflection angle)

Focus Method Electrostatic

High Voltage 10.5 kV dc nominal (voltage proportional to input line

voltage). Supply is self-contained and equipped with a

bleeder resister.

Shielding CRT is fully enclosed in a magnetic shield.

Overload Protection Unit is protected against fan failure or air blockage by

thermal cutouts. Power supply and amplifiers are current limited. Phosphor protection is provided against fault

conditions.

Light Pen

Length 5.0 in. (12.7 cm)

Diameter 0.45 in. (tapered to 0.35 in.)

(1.143 cm) (0.889 cm)

Light Sensing Phototransistor

Connector Phono Plug

Signal Amplification G840 Light Pen Amplifier module in VR14 CRT Display

Power Supply

Refer to Volume 2 of the *GT40 Graphic Display Terminal Maintenance Manual* for a detailed list of power supply specifications.

Environmental

Shock, Nonoperating DEC STD 102, 205 at 30  $\pm$  10 ms half-sine

Vibration, Nonoperating DEC STD 102, Vertical 1.89 G rms 10 - 300 Hz

Operating Ambient Temperature DEC STD 102, Class A,  $60^{\circ} - 95^{\circ} \text{F} (16^{\circ} - 35^{\circ} \text{C})$ 

Relative Humidity DEC STD 102, Class 2, 20 - 80%

(noncondensing)

#### Physical

Weight			
	GT40	G	T42
CRT Monitor	80 lb (36.24 kg)	85 lb	(38.55 kg)
Processor Cabinet	60 lb (27.18 kg)	275 II	b (124.74 kg)
Keyboard	6.25 lb (2.83 kg)	6.25 I	b (2.83 kg)
GT40 Size			
	Height	Width	Depth
CRT Monitor	12.5 in.	19.75 in.	22.25 in.
	(31.75 cm)	(50.165 cm)	(56.515 cm)
Processor Cabinet	5.25 in.	19.75 in.	23.25 in.
	(13.335 cm)	(50.165 cm)	(59.055 cm)
Keyboard	3.0 in.	15.625 in.	6.625 in.
	(7.62 cm)	(42.227 cm)	(16.827 cm)
GT42 Size			
	Height	Width	Depth
CRT Monitor	15 in.	21.5 in.	27 in.
	(38.10 cm)	(54.61 cm)	(68.58 cm)
Processor Cabinet	50 in.	21 in.	38 in.
	(127.00 cm)	(53.34 cm)	(96.52 cm)
Keyboard	3 in.	16.625 in.	6.625 in.
	(7.62 cm)	(42.227 cm)	(16.827 cm)

# 2.1 GT40/GT42 START-UP PROCEDURES

The procedure used to start the GT40/GT42 Graphic Display Terminal is determined by the system configuration. A GT40/GT42 that operates as a terminal in a larger system is started differently than a GT40/GT42 that functions as a stand-alone device. Four procedures are presented in the following paragraphs: GT40/GT42 Terminal Systems, GT42 Paper Tape Systems, GT40 Paper Tape Systems, and GT42 Bootstraps for Other Devices.

#### 2.1.1 GT40/GT42 Terminal Systems

The following procedure is used to initiate the ROM Bootstrap from the PDP-11/10 console on the GT40/42.

- 1. Determine that the GT40/42 power cord is connected to an appropriate electrical outlet.
- 2. Turn the console key switch (Figure 1) to the POWER position.
- 3. Turn the front panel ON-OFFIBRIGHTNESS switch fully counterclockwise and then 3/4 of the way in the clockwise direction. The red power indicator light just below the switch should be on at this time.
- 4. Press the console ENABLE/HALT switch down to halt the computer.
- 5. Press the spring-loaded START switch twice; this resets the computer.
- Place 166000<sub>8</sub> in the Switch register (SR). This is the starting address for the Bootstrap program in the Read-Only Memory (ROM) (Figure 20).
- 7. Press LOAD ADDRESS to load the address into the computer.
- 8. Return the ENABLEIHALT switch to the up-most position.
- 9. Press the START switch. The RUN indicator light should be on at this time.

- 10. Ensure that the LK40 keyboard ENABLE/DISABLE (On-Off) switch is in the ON position (Figure 6).
- 11. The GT40/42 is now ready to transmit data to and receive data from the host computer via the DL11 Asynchronous Interface module.

#### NOTE

A detailed description of the ROM Bootstrap and the loading procedure from a host computer are contained in Paragraph 5.1.

#### 2.1.2 GT42 Paper Tape Systems

The following procedure is used to initiate the ROM Bootstrap from the PDP-11/10 console on the GT42.

- 1. Determine that the GT42 power cord is connected to an appropriate electrical outlet.
- 2. Turn the console key switch (Figure 2) to the POWER position.
- 3. Turn the front panel ON-OFFIBRIGHTNESS switch fully counterclockwise and then 3/4 of the way in the clockwise direction. The red power indicator light just below the switch should be on at this time.
- 4. Press the console ENABLEIHALT switch down to halt the computer.
- 5. Press the spring-loaded START switch twice; this resets the computer
- 6. Place 167400<sub>8</sub> in the Switch register (SR). This is the starting address for the paper tape Bootstrap program in the Read Only Memory (ROM).
- 7. Press LOAD ADDRESS to load the address into the computer.
- 8. Return the ENABLEIHALT switch to the up-most position.
- 9. Place the Absolute Loader in the specified reader with the special bootstrap leader code over the reader sensors (under the reader station).
- 10. Press START. The Absolute Loader tape will pass through the reader as data is being loaded into core.
- 11. The tape stops after the last frame of data has been read into core. The Absolute Loader is now in core. If the Absolute Loader tape does not read in immediately after depressing the START switch, perform steps 26 and 27 of Paragraph 2.1.3.

#### 2.1.3 GT40 Paper Tape Systems

- 1. Determine that the GT40 power cord is connected to an appropriate electrical outlet.
- 2. Turn the console key switch (Figure 1) to the POWER position.
- 3. Turn the front panel ON-OFFIBRIGHTNESS switch fully counterclockwise and then 314 of the way in the clockwise direction. The red power indicator light just below the switch should be on at this time.
- 4. Press the console ENABLEIHALT switch down to halt the computer
- 5. Press the spring-loaded START switch twice; this resets the computer.
- The Bootstrap Loader will now be loaded (toggled) into the highest core memory bank. The locations and corresponding instructions of the Bootstrap Loader are listed in Table 1.




Figure 6 LK40 Keyboard (cover removed)

The Bootstrap Loader program instructs the computer to accept and store in core memory data that is punched on paper tape in bootstrap format. The Bootstrap Loader is used to load very short paper tape programs of 162<sub>8</sub> 16-bit words or less (primarily the Absolute Loader and Memory Dump programs). Programs longer than this must be assembled into absolute binary format using the PAL-11A Assembler and loaded into memory using the Absolute Loader (step 19).

Table 1
Bootstrap Loader Instructions

Location	Instruction
xx7744	016701
xx7746	000026
xx7750	012702
xx7752	000352
xx7754	005211
xx7756	105711
xx7760	100376
xx7762	116162
xx7764	000002
xx7766	xx7400
xx7770	005267
xx7772	177756
xx7774	000765
xx7776	YYYYYY

In Table 1, xx represents the highest available memory bank. For example, the first location of the loader would be 037744 $_8$  if the system contained an 8K memory. Table 2 lists the locations for the first Bootstrap Loader instruction as determined by the memory size. All other locations, for a given memory, are prefixed with the same two digits.

Table 2
First Bootstrap Loader
Instruction Locations

Location	Memory Bank	Memory Size
017744 037744	0 1	4K 8K
057744	2	12K
077744	3	16K
117744	4	20K
137744	5	24K
157744	6	28K

The contents of location xx7776 (YYYYYY in the instruction column of Table 1) should contain the device status register address of the paper tape reader to be used when loading the bootstrap formatted tapes. Either paper tape reader may be used; their respective addresses are:

Teletype Paper Tape Reader – 177560 High Speed Paper Tape Reader – 177550

- 7. Set xx7744 in the Switch register (SR) and press the LOAD ADDRess switch (xx7744 will be displayed in the address register).
- 8. Set the first instruction, 016701, in the SR and lift the DEPosit switch (016701 will be displayed in the data register).

#### NOTE

When **DEPositing** data into consecutive words, the DEPosit automatically increments the address register to the next word.

- 9. Set the next instruction, 000026, in the SR and lift DEPosit (000026 will be displayed in the data register).
- 10. Set the next instruction in the SR and press the DEPosit switch. Continue depositing subsequent instructions until 000765 is stored in location xx7774.
- 11. Deposit the desired device status register address in location xx7776, the last location of the Bootstrap Loader.
- 12. Good programming procedure requires the verification of data that has been stored.
- 13. Set xx7744 in the SR and press the LOAD ADDRess switch.
- 14. Press the EXAMine switch. The octal instruction in location xx7744 will be displayed so that it can be compared with the correct instruction: 016701. If the instruction is correct, proceed to step 15, otherwise go to step 17.

- 15. Press the EXAMine switch. When the switch is held depressed, the ADDRESSIDATA indicators display the memory address. On releasing the switch, the instruction at that address is displayed. Compare the indicator display with the required instruction (Table 1). (The EXAMine switch automatically increments the address register.)
- 16. Repeat step 15 until all instructions have been verified or go to step 17 whenever the correct instruction is not displayed.

#### NOTE

Whenever an incorrect instruction is displayed, it can be corrected by performing steps 17 and 18.

- 17. When an incorrect instruction is displayed in the ADDRESSIDATA indicators, set the correct instruction in the SR and lift the DEPosit switch.
- 18. Press and release the EXAMine switch to verify that the correct instruction has been deposited. Continue the checking (step 15) until all the instructions have been verified.
- 19. The Absolute Loader program will be loaded into core memory at this time. The Absolute Loader is a system program which, after being loaded into memory, allows the operator to load, into any core memory bank, data punched on paper tape in absolute binary format. It is used primarily to load the paper tape system software (excluding certain subprograms) and the user's object programs assembled with PAL-11A. The major features of the Absolute Loader include:

Testing of the checksum on the input tape to ensure complete, accurate loads.

- Starting the loaded program upon completion of loading without additional user action, as specified by the .END in the program just loaded.
- Specifying the load address of position independent programs at load time rather than at assembly time, by using the desired loader switch register option.

With the Bootstrap Loader in core memory, the Absolute Loader is loaded into memory starting anywhere between locations xx7500 and xx7742, i.e.,  $162_{10}$  words. The paper tape input device used is specified in location xx7776 (step 11). The Absolute Loader tape begins with about two feet of special bootstrap leader code (ASCII code 351), not blank leader tape.

- 20. Set the ENABLE/HALT switch to HALT.
- 21. Place the Absolute Loader in the specified reader with the special bootstrap leader code over the reader sensors (under the reader station).
- 22. Set the SR to xx7744 (the starting address of the Bootstrap Loader) and press LOAD ADDRess.
- 23. Set the ENABLEIHALT switch to ENABLE.
- 24. Press START. The Absolute Loader tape will pass through the reader as data is being loaded into core.
- 25. The tape stops after the last frame of data has been read into core. The Absolute Loader is now in core.

- 26. If the Absolute Loader tape does not read in immediately after depressing the START switch (step 24), it is due to one of the following causes:
  - Bootstrap Loader not correctly loaded.
  - The wrong input device was used.
  - Code 351<sub>8</sub> was not directly over the reader sensors.
  - The Absolute Loader tape was not properly positioned in the reader.
- 27. Any paper tape punched in absolute binary format is referred to as an absolute tape, and is loaded into memory using the Absolute Loader. When using the Absolute Loader, there are two methods of loading available: normal and relocated.

A normal load occurs when the data is loaded and placed in core according to the load addresses on the object tape. It is specified by setting bit 0 of the Switch register to zero immediately before starting the load.

There are two types of relocated loads.

- ·a. Loading to continue from where the loader left off after the previous load. This is used, for example, when the object program being loaded is contained on more than one tape. It is specified by setting the Switch register to 000001 immediately before starting the load.
- b. Loading into a specific area of core. This is normally used when loading position independent programs. A position independent program is one that can be loaded and run anywhere in available core. The program is written using the position independent instruction format. This type of load is specified by setting the Switch register to the load address and adding 1 to it, i.e., setting bit 0 to 1.

Optional Switch register settings for the three types of loads are listed in Table 3.

Table 3
Switch Register Configuration for Loading

	Switch Register	
Type of Load	Bits 1-14	Bit 0
Normal	(ignored)	0
Relocated – continue loading where left off	0	1
Relocated – load in specified area of core	nnnnn (specified address)	1

The absolute tape is now loaded using either of the paper tape readers. The desired reader is specified in the last word of available core memory (xx7776), the input device status word, as explained in step 6. The input device status word can be changed at any time prior to loading the absolute tape.

#### 28. Set the ENABLE/HALT switch to HALT

To use an input device different from that used when loading the Absolute Loader, change the address of the device status word (in location xx7776) to reflect the desired device, i.e., 177560 for the Teletype reader or 177550 for the high speed reader.

- 29. Set the SR to xx7500 and press LOAD ADDR.
- 30. Set the SR to reflect the desired type of load.
- 31. Place the absolute tape in the proper reader with blank leader tape directly over the reader sensors.
- Set ENABLE/HALT to ENABLE.
- Press START. The absolute tape will begin passing through the reader station as data is being loaded into core.
- 34. The Absolute Loader was not correctly stored in memory if the absolute tape does not begin passing through the reader station. If this occurs, reload the loader (steps 20–25) and then the absolute tape (starting at step 28).

If the absolute tape halts in the middle of the tape, a checksum error occurred in the last block of data read. Normally, the absolute tape will stop passing through the reader station when it encounters the transfer address as generated by the .END statement, denoting the end of a program. If the system halts after loading, check that the low byte of the data register is zero. If so, the tape is correctly loaded. If not zero, a checksum error has occurred in the block of data just loaded, indicating that some data was not correctly loaded. Thus, the tape should be reloaded starting at step 1.

When loading a continuous relocated load, subsequent blocks of data are loaded by placing the next tape in the appropriate reader and pressing the CONTinue switch.

35. The Absolute Loader may be restarted at any time by starting at step 1.

#### 2.1.4 GT42 Bootstraps For Other Devices

The GT42 contains bootstrap programs for the following devices:

Device	Starting Address (Octal)
TA11 Cassette	167500
RF11 Fixed Head Disk	167600
RC11 Fixed Head Disk	167720
RK11 Disk Cartridge	167610
RP11 Disk Pack	167654
TC11 DECtape	167620
TM11 Magnetic Tape	167636

The following procedure is used to initiate one of the above devices from the PDP-11/10 console of the GT42.

- 1. Determine that the GT42 power cord is connected to an appropriate electrical outlet.
- 2. Turn the console key switch to the POWER position.
- 3. Press the console ENABLE/HALT switch down to halt the computer.

<sup>&</sup>lt;sup>®</sup>Teletype is a registered trademark of Teletype Corporation.

- 4. Press the spring-loaded START switch twice; this resets the computer
- 5. Place the address of the device to be started into the Switch register. The device starting addresses are listed above.
- 6. Press the LOAD ADDRESS switch to load the address into the computer.
- 7. Return the ENABLE/HALT switch to the up-most position.
- 8. Press the START switch.

#### 2.1.5 GT42 Graphics Test

The GT42 contains a short program which tests the fundamental graphic capabilities of the display processor. The program, which starts at octal address 167204, displays several lines and points on the CRT.

#### 2.2 GT40/42 FAILURE PROCEDURES

The following procedures should be followed in the event the GT40/42 fails to operate properly. If, after performing these checks, equipment operation is still unsatisfactory, the user should notify the DEC Field Service Office of the problem.

If the GT40/42 is completely inoperative:

- 1. Check the circuit breaker on the rear panel of the GT40 (Figure 4) or in the cabinet of the GT42. Press the button to reset the circuit breaker.
- 2. Check the power cord to the wall receptacle. It should be properly seated.
- 3. Determine that the required power (115 or 230 Vac) is present at the wall receptacle.

If the display scope fails to turn on:

- 1. Check the keyboard cable connector on the GT40/42 rear panel for proper seating.
- 2. Check the power plugs on the rear panel and the power control box for proper seating.
- 3. Determine that the front panel ON-OFFIBRIGHTNESS switch is in the ON position (clockwise).
- 4. Check the following fuses on the rear panel and the power control box:
  - 5A SB (115 V system) (or 3A SB for 230 V systems)
  - 10A (115 V systems) (or 5A for 230 V systems)

If the keyboard is incapable of transmitting data:

- 1. Check the ON/OFF switch on the rear of the keyboard (Figure 6). Place it in the ON position.
- 2. Check the cable connectors on the GT40/42 rear panel (particularly the keyboard cable) for proper seating.

#### 3.1 GT40/42 INTERFACES

Transferral of information between GT40/42 components and devices external to the basic system requires a means for connecting or interfacing an extended system. The interface can be considered to be the physical boundary between the GT40/42 and attached units; it provides the communication link between the display terminal and associated devices such as a host computer or additional memory units.

#### 3.2 PARALLEL PORT

The GT40/42 possesses two interfaces. One, called the *parallel port*, uses conventional Unibus signals and connections to transfer data in parallel format. The other interface is employed in the transfer of asynchronous data, in a serial format, over a longer communications line. The two interfaces and their relation to the GT40/42 are shown in Figure 7.

The parallel port is used typically to interface local high speed peripheral devices such as additional core memory, disk storage units, etc. The parallel port is basically an extension of the PDP-11 family Unibus.




Figure 7 Unibus Interface Block Diagram

#### 3.2.1 Unibus Structure

The Unibus is a single common path that connects the processor, memory, and all peripherals. Addresses, data, and control information are transmitted along the 56 lines of the bus. All 56 signals and their functions are listed in Table 4.

Every device on the Unibus employs the same form of communication; thus, the processor uses the same set of signals to communicate with memory and with peripheral devices. Peripheral devices also communicate with the processor, memory, or other peripheral devices via the same set of signals.

All instructions applied to data in memory can be applied equally well to data in peripheral device registers, enabling peripheral device registers to be manipulated by the processor with the same flexibility as memory. This feature is especially powerful, considering the capability of PDP-11 instructions to process data in any memory location as though it were an accumulator.

Table 4
Unibus Signals

Name	Mnemonic	Source	Destination	Timing	Function	
Data Transfer Sign (For transfer of da		naster)				
Address	A(17:00)	Master	AII	MSYN	Selects slave device	
Data	D(15:00)	Master	Slave	MSYN (DATO, DATOB)		
		Slave	Master	SSYN (DATI, DATIP)		
Control	C(1:0)	Master	Slave	MSYN	Selects transfer operation	
Master Sync	MSYN	Master	Slave	Beginning of transfer	Initiates operation and gates A, C, and D signals	
Slave Sync	SSYN	Slave	Master	Data accepted (DATO, DATOB) Data Available (DATI, DATIP)	Response to MSYN	
Parity Bit Low	PA	Master	Slave	Same æ Data	Transmits parity bit, low byte	
Parity Bit High	PB	Master	Slave	Same as Data	Transmits parity bit, high byte	
Priority Transfer (For transfer of b		priority-select	ed master)			
Non-Processor Request	NPR	Any	Processor	Asynchronous	Highest priority bus reques	
Bus Request	BR(7:4)	Any	Processor	ll Asynchronous	Requests bus mastership	
Non-Processor Grant	NPG	Processor	Next master	In parallel with data transfer	Transfers bus control	
Bus Grant	BG(7:4)	Processor	Next master	After instruction	Transfers bus control	
Selection Acknowledge	SACK	Next Master	Processor	Response to NPG or BG	Acknowledges grant & inhibits further grants	
Bus Busy	BBSY	Master	AII	except during transfer of control	Asserts bus mastership	

Table 4 (Cont) Unibus Signals

Name	Mnemonic	Source	Destination	Timing	Function
Interrupt	INTR	Master	Processor	After asserting BBSY (not after NPR), device may perform several transfers before asserting INTR.	Transfers bus control to handling routine in processor
Miscellaneous	signals				
Initialize	INIT	Processor	AII	Asynchronous	Clear and reset signal
AC Low	AC LO	Power	AII	Asynchronous	Indicates impending power failure
DC Low	DC LO				Indicates dc voltages out of tolerance, and system operation must be suspended.

#### NOTE

Signals on the Unibus are asserted when low (except for the unidirectional bus grant lines).

- **3.2.1.1** Bidirectional Lines Most Unibus lines are bidirectional, allowing input lines to also be driven as output lines. This is significant in that a peripheral device register can be either read or used for transfer operations. Thus, the same register can be used for both input and output functions.
- **3.2.1.2** Master/Slave Relationship Communication between two devices on the bus is based on a master/slave relationship. During any bus operation, one device, referred to as the bus master, has control of the bus when communicating with another device, the slave. A typical example of this relationship is the processor (master) transferring data to memory (slave). Master/slave relationships are dynamic. The processor, for example, passes bus control to a disk; the disk, as master, then communicates with a slave memory.

The Unibus is used by the processor and all I/O devices; thus, a priority structure determines which device gains control of the bus. Consequently, every device on the Unibus capable of becoming bus master has an assigned priority. When two devices capable of becoming bus master have identical priority values and simultaneously request use of the bus, the device that is electrically closest to the bus receives control.

**3.2.1.3** Interlocked Communication – Communication on the Unibus is interlocked between devices. Each control signal issued by the master device must be acknowledged by a response from the slave to complete the transfer. Consequently, communication is independent of the physical bus length and the response time of the master and slave devices. The maximum transfer rate on the Unibus, with optimum device design, is one 16-bit word every 400 ns or 2.5 million 16-bit words per second.

#### 3.2.2 Peripheral Device Organization and Control

Peripheral device registers are assigned addresses similar to memory; thus, all PDP-11 instructions that address memory locations can become I/O instructions, enabling data registers in peripheral devices to take advantage of all the arithmetic power of the processor.

The PDP-11 controls devices differently than most computer systems. Control functions are assigned to a register address, and then the individual bits within that register can cause control operations to occur. For example, the command to make the paper tape reader read a frame of tape is provided by setting a bit (the reader enable bit) in the control register of the device. Instructions such as MOV and BIS may be used for this purpose. Status conditions are also handled by the assignment of bits within this register, and the status is checked with TST, BIT, and CMP instructions.

#### 3.2.3 Unibus Control Arbitration

The Unibus is capable of performing two basic and parallel tasks in order to allow transfers by multiple peripherals at maximum speed. The first is the actual transfer of data between the current bus master and its addressed slave. The second is the selection of the next bus master, the peripheral which will be allowed to assert control as soon as the bus becomes free. It is important to note that the granting of future mastership is in no way influenced by either the current master or its method of obtaining the bus. It is this fact which allows these functions to be performed in parallel and allows transfers on the bus at a maximum rate.

**3.2.3.1** Priority Transfer Requests — To gain mastership of the Unibus, a peripheral must first make a request to the processor for the bus and then wait for its selection. The processor contains the logic necessary to arbitrate these requests because normally there are several requests pending at any given time.

There are two classes of requests: bus requests and non-processor requests. A bus request (BR) is simply a request by a peripheral to obtain control of the Unibus with the understanding by the processor that the peripheral may end its use of the bus with a processor interrupt. An interrupt is a command to the processor to begin executing a new routine pointed to by a location selected by a device. A non-processor request (NPR) is similarly a request for the bus, but with the exception that it may not interrupt the processor. Since the granting of an NPR cannot affect the execution of the processor, it can occur during or between instructions. BRs, however, by possibly causing execution to be diverted to a totally new routine, can only be granted between instructions. In this way, NPRs are assigned priority over any BR.

Between bus requests, there are four levels of priority created by four separate request lines. They are assigned priority levels 4 through 7; BR4 is the lowest and BR7 is the highest. These levels are associated with the program controlled priority level of the processor, controlled by bits 7, 6, and 5 of the processor status register. Only BRs on a priority level higher than the level of the processor are eligible for receiving a bus grant. Thus, during high priority program tasks, all or selected Unibus requests (hence interrupts) can be inhibited by raising the level of the processor priority.

Another form of priority arbitration occurs through the system configuration. When the processor grants a request, the grant travels along the bus until it reaches the first requesting device which terminates the grant. Therefore, along the same grant line, the device electrically nearest the processor has the highest priority. Also note that in the KD11-B, the internal line clock is logically the last device on BR6, and the keyboard or Teletype interface is logically the last device on BR4.

The GT40/42 relationship to this priority scheme is indicated in Table 5.

After a requesting device receives a bus grant it asserts its selection a next bus master until the bus is free, thus inhibiting other requests from being granted. When the bus becomes free, the selected device asserts control of the bus and relinquishes its selection a next bus master so that the priority arbitration among pending requests may continue.

Table 5 GT40/42 Priority

GT40/42 Component	Priority Level	Relative Physical Position from the CPU
DL11 Asynchronous Interface	BR5	2
Display Processor	BR4	1
Unibus Output Slot (Parallel Port)	_	3

NOTE: The MM11 memory is not shown as an active device because it always functions as a slave, never asserting a bus request itself.

3.2.3.2 Processor interrupts – After gaining control of the bus through a BR, a device can perform one or more transfers on the bus and/or request a processor interrupt. This is typically requested after a device has completed a given task, e.g., typing a character or completing a block data transfer through NPRs. If a peripheral wishes to interrupt the processor, it must assert the interrupt after gaining control of the bus but before relinquishing its selection as next bus master. Thus the processor knows that it may not fetch the next instruction, but must wait for the interrupt to be completed. Along with asserting the interrupt, the device asserts the unique memory address, known as the interrupt vector address, containing the starting address of the device service routine. Address vector +2 contains the new processor status word (PSW) to be used by the processor when beginning the service routine. After recognizing the interrupt, the processor reads the vector address and saves it in an internal register. It then pushes the current PSW and program counter onto the stack and loads the new program counter (PC) and PSW from the vector address specified. The service routine is then executed.

#### NOTE

These operations are performed automatically and no device polling is required to determine which routine to execute.

The device service routine can cause the processor to resume the interrupted process by executing the return from interrupt (RTI) instruction which pops the top two words from the processor stack and transfers them back to the PC and PS registers.

3.2.3.3 **Data** Transfers – After asserting control of the Unibus, the device does not release control until it has completed either one or more data transfers or an interrupt. Typically, only one transfer is completed each time the device gains control of the bus because few single devices can give or receive information at the maximum Unibus rate. Holding the bus for multiple transfers inhibits other devices from using the bus.

A transfer is initiated by the master device asserting a slave address and control signals on the bus and a master or address validity signal. The appropriate slave recognizes the valid address, reads or writes the data, and responds with a transfer complete signal. The master recognizes the transfer complete, sends or accepts data, and drops the address validating signal. It can then assert a new address and repeat the process or release control of the bus completely.

The importance of this type of structure is that it enables direct device-to-device transfers without any interaction from the central processor. An NPR device, such as the high speed CRT display, can gain fast access to the bus and transfer data at high rates while refreshing itself from memory without slowing down the processor.

For a more detailed description of the Unibus and its function, refer to the *GT40 Graphic Display Terminal Maintenance Manual*, Volume 2 or to the *PDP-1* Peripherals Handbook.

#### 3.3 SERIAL PORT

The serial port is the primary means of interfacing the GT40/42 with a host or remote computer. Access to this port is through the DL11 Asynchronous Interface module and the 25-ft BC05-C-25 cable which terminates in a 25-pin, RS232-defined connector at a data set modem (Figure 3 and Table 6).

Table 6
BC05-C-25 Cable Output Connections

CINCH Connector Pin No. (to modem)	Signal
Pin No. (to modem)  1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	Ground Transmitted Data Received Data Request to Send Clear to Send Data Set Ready Ground Carrier + Power - Power 202 Secondary Transmit 202 Secondary Receive Secondary Clear to Send EIA Secondary Transmit Serial Clock Transmit EIA Secondary Receive Serial Clock Receive Unassigned Secondary Request to Send Data Terminal Ready Signal Quality Ring
23 24 25	Signal Rate External Clock Force Busy

#### 3.4 DL11 PROGRAMMING

All software control of the DL11 Asynchronous Line Interface is performed by means of four device registers. These registers have been assigned bus addresses and can be read or loaded (with the exceptions noted) using any PDP-11 instruction referring to their addresses. Address assignments can be changed by altering jumpers on the address selection logic to correspond to any address within the range of 174000 to 177777. However, register addresses for the DL11 in the GT40/42 fall within the range of 175610 to 175616.

The four device registers and associated DL11 addresses are listed in Table 7.

Table **7**Standard **DL11** Register Assignments for the **GT40/42** 

Register	Mnemonic	Address
Receiver Status Register Receiver Buffer Register Transmitter Status Register Transmitter Buffer Register	RCSR RBUF XCSR XBUF	175610 175612 175614 175616

Figures 8 through 11 show the bit assignments for the four device registers. The unused and load-only bits are always read as 0s. Loading unused or read-only bits has no effect on the bit position. The mnemonic INIT refers to the initialization signal issued by the processor. Initialization is caused by one of the following: issuing a programmed RESET instruction; depressing the START switch on the processor console; or the occurrence of a power-up or power-down condition of the processor power supply.

In the following descriptions, *transmitter* refers to those registers and bits involved in accepting a parallel character from the Unibus for serial transmission to the external device; *receiver* refers to those registers and bits involved with receiving serial information from the external device for parallel transfer to the Unibus.



RCSR = 175610 \* Not used for data operations.

Figure 8 Receiver Status Register (RCSR) - Bit Assignments

#### 3.4.1 Receiver Status Register

Bit Name Meaning and Operation

15 DATASET INT This bit initiates an interrupt sequence provided the (Dataset Interrupt) DATASET INT ENB bit (05) is also set.

This bit is set whenever CAR DET, RCVR ACT, or SEC REC changes state, i.e., on a 0 to 1 or 1 to 0 transition of any one of these bits. It is also set when RING changes from 0 to 1.

Cleared by INIT or by reading the RCSR. Because reading the register clears the bit, it is, in effect, a "read-once" bit. When set, indicates that a RINGING signal is being received 14 RING from the dataset. Note that the RINGING signal is not a level but an EIA control signal with the cycle time as shown below: 2 sec 2 sec 2 sec 4 sec 4 sec Read-only bit 13 **CLR TO SEND** The state of this bit is dependent on the state of the CLEAR TO SEND signal from the dataset. When set, this (Clear to Send) bit indicates an ON condition; when clear, it indicates an OFF condition. Read-only bit. 12 CAR DET This bit is set when the data carrier is received. When clear, it indicates either the end of the current transmission (Carrier Detect) activity or an error condition. Read-only bit. RCVR ACT 11 When set, this bit indicates that the DL11 interface receiver (Receiver Active) is active. The bit is set at the center of the START bit which is the beginning of the input serial data from the device and is cleared by the leading edge of RCVR DONE. Read-only bit; cleared by INIT or by RCVR DONE (bit 07). 10 SEC REC This bit provides a receive capability for the reverse channel (Secondary Receive of a remote station. A space (+6V) is read as a 1. (A or Supervisory transmit capability is provided by bit 03.) Received Data) Read-only bit; cleared by INIT. 9-8 Unused Not applicable. **RCVR DONE** 07 This bit is set when an entire character has been received (Receiver Done) and is ready for transfer to the Unibus. When set, initiates an interrupt sequence provided RCVR INT ENB (bit 06) is also set.

Read-only bit.

INIT.

Cleared whenever the receiver buffer (RBUF) is addressed or whenever RDR ENB (bit 00) is set. Also cleared by

Bit	Name	Meaning and Operation
(Receiver	•	When set, allows an interrupt sequence to start when RCVR DONE (bit 07) sets.
	Interrupt Enable)	Readlwrite bit; cleared by INIT.
ENB	DATASET INT ENB (Dataset Interrupt Enable)	When set, allows an interrupt sequence to start when DATASET INT (bit 15) sets.
	interrupt Eriable)	Readlwrite bit; cleared by INIT.
04	Unused	Not applicable.
O3 SEC XMIT (Secondary Transmit or Supervisory Transmitted Data)	(Secondary Transmit or Supervisory	This bit provides a transmit capability for a reverse channel of a remote station. When set, transmits a space (+6V). (A receive capability is provided by bit 10.)
	,	Readlwrite bit; cleared by INIT.
02	REQ TO SEND (Request to Send)	A control lead to the dataset which is required to transmission. A jumper ties this bit to REQ TO SEND or FORCE BUSY in the dataset.
	Readlwrite bit; cleared by INIT	
01	DTR (Data Terminal Ready)	A control lead for the dataset communication channel. When set, permits connection to the channel. When clear, disconnects the interface from the channel.
		Readlwrite bit; must be cleared by the program, is not cleared by INIT.
		NOTE
	The state of this	bit is not defined after power-up.
00 RDR ENB (Reader Enable)		When set, this bit advances the paper-tape reader in ASR Teletype units and clears the RCVR DONE bit (bit 07).
		This bit is cleared at the middle of a START bit which is the beginning of the serial input from an external device. Also cleared by INIT.
		Write-only bit.
		Not used in dataset configurations.
15	14 13 12	7 0
	VER FRAM PAR UN ERR ERR	RECEIVED DATA
RBVF =	75612	

Figure 9 Receiver Buffer Register (RBUF) - Bit Assignments

# 3.4.2 Receiver Buffer Register

XCSR = 175614

	3		
Bit	Name	Meaning and Operation	
15	ERROR (Error)	Used to indicate that an error condition is present. This bit is the logical OR of OR ERR, FR ERR, and P ERR (bits 14, 13, and 12, respectively). Whenever one of these bits is set, it causes ERROR to set. This bit is not connected to the interrupt logic.	
		Read-only bit; cleared by removing the error-producing condition.	
		NOTE remain present until the next character is time the error bits are updated. INIT does or the error bits.	
14	OR ERR (Overrun Error)	When set, indicates that reading of the previously received character was not completed (RCVR DONE not cleared) prior to receiving a new character.	
		Read-only bit; cleared in the same manner as ERROR (bit 15).	
13	FR ERR (Framing Error)	When set, indicates that the character that was read had no valid STOP bit.	
		Read-only bit; cleared in the same manner as ERROR (bit 15).	
12	PERR (Parity Error)	When set, indicates that the parity received does not agree with the expected parity. This bit is always 0 if no parity is selected.	
		Read-only bit; cleared in the same manner as ERROR (bit $15$ ).	
11-08	Unused	Not applicable	
07-00	RECEIVED DATA BITS	Holds the character just read. If less than eight bits selected, then the buffer is right-justified into the lesignificant bit positions. In this case, the higher unused or bits read as 0s.	
		Read-only bits; not cleared by INIT	
		7 6 2 0	
	75614	RDY ENB	

Figure 10 Transmitter Status Register (XCSR) – Bit Assignments

# 3.4.3 Transmitter Status Register

Bit	Name	Meaning and Operation
15-08	Unused	Not applicable.
07	XMIT RDY (Transmitter Ready)	This bit is set when the transmitter buffer (XBUF) can accept another character. When set, it initiates an interrupt sequence provided XMIT INT ENB (bit 06) is also set.
		Read-only bit. Set by INIT. Cleared by loading the transmitter buffer.
06	XMIT INT ENB (Transmitter Interrupt Enable)	When set, allows an interrupt sequence to start when XMIT RDY (bit 07) sets.
05-03	Unused	Not applicable.
02	MAINT (Maintenance)	Used for maintenance function. When set, disables the serial line input to the receiver and connects the transmitter output to the receiver input which disconnects the external device input. It also forces the receiver to run at transmitter speed.
		Read/write bit; cleared by INIT.
01	Unused	Not applicable.
00	BREAK	When set, transmits a continuous space to the external device.
		Read/write bit; cleared by INIT.




Figure 11 Transmitter Buffer Register (XBUF) – Bit Assignments

# 3.4.4 Transmitter Buffer Register

Bit	Name	Meaning and Operation
15-08	Unused	Not applicable.
07-00	TRANSMITTER DATA BUFFER	Holds the character to be transferred to the external device. If less than eight bits are used, the character must be loaded so that it is right-justified into the least significant bits.

Write-only bits.

#### 3.4.5 Interrupts

The DL11 interface uses BR interrupts to gain control of the bus to perform a vectored interrupt, thereby causing a branch to a handling routine. The DL11 has two interrupt channels: one for the receiver section and one for the transmitter section. These two channels operate independently; however, if simultaneous interrupt requests occur, the receiver has priority. The receiver section is capable of handling multiple source interrupts.

A transmitter interrupt can occur only if the interrupt enable bit (XMITINT ENB) in the transmitter status register is set. With XMIT INT ENB set, setting the transmitter ready (XMIT RDY) bit initiates an interrupt request. When XMIT RDY is set, it indicates that the transmitter buffer is empty and ready to accept another character from the bus for transfer to the external device.

A receiver data interrupt can occur only if the interrupt enable (RCVR INT ENB) bit in the receiver status register is set. With RCVR INT ENB set, setting the receiver done (RCVR DONE) bit initiates an interrupt request. When RCVR DONE is set, it indicates that an entire character has been received and is ready for transfer to the bus. The additional interrupt request sources for the DL11 option are discussed in the following paragraphs.

The receiver portion of the DL11 in the GT40/42 dataset configuration can service multiple source interrupts. One of the receiver interrupt circuits is activated by RCVR INT ENB and RCVR DONE. The additional interrupt circuit can cause an interrupt only if the dataset interrupt enable bit (bit 05, DATASET INT ENB) in the receiver status register is set. With DATASET INT ENB set, setting the DATASET INT bit initiates an interrupt request. The DATASET INT bit can be set by one of four other bits: CAR DET, CLR TO SEND, SEC REC, or RING.

When servicing an interrupt for one condition, if a second interrupt condition develops, a unique second interrupt, as well as all subsequent interrupts, may not occur. To prevent this, either all possible interrupt conditions should be checked after servicing one condition or both interrupt enable bits (bits 05 and 06) should be cleared upon entry to the service routine for vector XXO and then set again at the end of service.

The interrupt priority level is 5 with the receiver having a slightly higher priority than the transmitter in all cases. Note that the priority level can be changed with a priority plug.

Any DEC programs or other software referring to the standard BR level or vector addresses must also be changed if the priority plug or vector address is changed.

#### 3.4.6 Timing Considerations

When programming the DL11 Asynchronous Line Interface, it is important to consider timing of certain functions in order to use the system in the most efficient manner. Timing considerations for the receiver transmitter, and break generation logic are discussed in the following paragraphs.

- 3.4.6.1 Receiver The RCVR DONE flag (bit 07 in the RCSR) sets when the Universal Asynchronous Receiver/Transmitter (UART) has assembled a full character. This occurs at the middle of the first STOP bit. Because the UART is double buffered, data remains valid until the next character is received and assembled. This permits one full character time for servicing the RCVR DONE flag.
- 3.4.6.2 Transmitter The transmitter section of the UART is also double buffered. The XMIT RDY flag (bit 07 in the XCSR) is set after initialization. When the buffer (XBUF) is loaded with the first character from the bus, the flag clears but then sets again within a fraction of a bit time. A second character can then be loaded, which clears the flag again. The flag then remains cleared for nearly one full character time.
- 3.4.6.3 Break Generation Logic When the BREAK bit (bit 00 in the XCSR) is set, it causes transmission of a continuous space. Because the XMIT RDY flag continues to function normally, the duration of a break can be timed by the pseudo-transmission of a number of characters. However, because the transmitter section of the UART is double buffered, a null character (all 0s) should precede transmission of the break to ensure that the previous character clears the line. In a similar manner, the final pseudo-transmitted character in the break should be null.

#### 3.4.7 Program Notes

The following notes pertain to programming the DL11 interface and contain information that may be useful to the programmer. More detailed programming information is given in the *Paper Tape Software Programming Handbook*, DEC-11-GGPC-D and in the individual program listings.

- a. Character Format The character format for the DL11 consists of a START bit, five to eight DATA bits, 1, 1.5, or 2 STOP bits and the option of PARITY (odd or even) or no parity. This is illustrated in Figure 12. Note that when less than eight DATA bits are used, the character must be right-justified to the least significant bit. The character format pertains to both the receiver and the transmitter.
- b. Maintenance Mode The maintenance mode is selected by setting the MAINT bit (bit 02) in the XCSR. In this mode, the interface disables the normal input to the receiver and replaces it with the output of the transmitter. The programmer can then load various bits into the transmitter and read them back from the receiver to verify proper operation of the DL11 logic circuits.




Figure 12 Serial Character Format

#### 3.4.8 Program Example

Figure 13 is an example of a typical program that can be used as an echo program for a Type 103 dataset. When a remote terminal dials in, this program answers the call and provides a character-by-character echo. Characters are also copied onto the console device.

#### 4.1 PROGRAMMING THE GT40/42

#### 4.2 PROGRAMMING CONCEPT

The user should view the GT40/42 Graphic Display Terminal & two separate, programmed processors: a PDP-11/10 computer (CPU) and a special display processor (DPU). The PDP-11/10 is programmed to initiate the display, and is then free to execute its own program. All instructions available on the PDP-11/10 are executable in the GT40/42. Figure 14 shows the relationship of the GT40/42 components to the Unibus (the inset illustrates specific GT40/42 data flow via the Unibus).

The DPU communicates directly with the MM11 memory by way of non-processor requests (NPR), i.e., DMA requests. The PDP-11/10, connected in parallel, also uses the MM11 memory for executing its own PDP-11 code. The DPU executes display instructions stored in semi-contiguous memory locations called display lists. A memory layout example is shown in Figure 15. The Display Program Counter (DPC) in the DPU is addressed by the CPU, via the Unibus, and the data MOVed to the DPC becomes the starting address of the display list. All addresses placed on the Unibus are even numbers, i.e., word addresses.

	900200				, ≥200		
000200	900167	001616		START:	JMP	BEGIN	JUMP TO BEGINNING OF PROGRAM
				•	•	•	Agorn of maginish of the desired
				ISAMBOF	DEFINIT	10 N S	
	040000			RING	747979		BIT 14 OF RCSR, RING
	720000			CISE	020000		BIT 13 OF RESR, CLEAR TO SEND
	200200			RDONE =	000200		BIT 07 OF ROSE, RECEIVER BONE
	300000						
				DTR	707072		BIT 01 OF ROSE, DATA TERMINAL REABY
	900290			XRDY=	@@@2@@		(BIT 27 OF XCSR, TRANSMITTER READY
	702070				, =2000		
002000	175610			RCSRI	175610		ICSR OF RECEIVER
002002	175612			RBUF	175612		BUF OF RECEIVER
002004	175614			XCSRI	175614		CSR OF TRANSMITTER
002006	175616			XBUFI	175616		IBUF OF TRANSMITTER
002010	177564			CXCSR:	177564		ICSR OF CONSOLE TRANSMITTER
002012	177566			CXBUFI	177566		IBUF OF CONSOLE TRANSMITTER
002014	000000			BUFFER			HOLDS CHARACTER RECEIVED
002016	000000			DELAYI	a		THOUDS DELAY COUNT, HIGH ORDER
	200000			DELATI	7		THOUDS DELAY COUNT, LOW ORDER
000000					•		INOUNS DELAT COUNTY LOW ONDER
				IBEGINN	ING OF E	CHO PROGRAM	
0.700.00	205077	477750		050111	<b>a</b> . 5	• D # 0 D	
002022	005077	177752		BEGIN:	CLR	@RCSR	ISTART BY INITIALIZING ALL BITS TO ZERO
002026	732777	Ø4ØØØØ	177744	L00P1;	BIT	#RING, @RCSR	ICHECK FOR INCOMING CALL
002034	901774				BEO	LOOPI	BRANCH IF PHONE IS NOT RINGING
202036	052777	000002	177734		815	NOTR, ORCSR	PHONE IS RINGING, SO ANSWER WITH DTR
002044	012767	900005	177744		MOV	#5 DELAY	SET UP COUNT FOR OELAV
002052	032777	720000	177720	L00P2;	BIT	#CTS, eRCSR	CHECK FOR CLEAR TO SEND
002060	001007	. 2001.0	1,777 E.B	# OOF 2 )	-	•	
		g g g g g g s	100000		BNE SUB	L00P3	BRANCH IF ON
202062	162767	900001	177730			#1.DELAY+2	CHECK DELAY
002070	205667	177722			286	DELAY	DECREMENT A TWO-WORD INTEGER
002074	001752				BEQ	BEGIN	BRANCH IF WE HAVE WAITED TOO LONG
002076	200765				BR	LOOP2	IBRANCH AND CONTINUE TO WAIT FOR CTS
002100	032777	M20000	177672	L00P3;	BIT	#CTS.PRCSR	IS CHANNEL STILL ESTABLISHED?
002126	MØ1745				BEQ	BEGIN	BRANCH IF CIS NOT PRESENT
002110	032777	000200	177662		BIT	#RDONE, PRCSR	CHECK FOR RECEIVED CHARACTER
002116	001770				BEQ	LOOP3	BRANCH IF NO CHARACTER RECEIVED
002120	017767	177656	177666	,	MOV	ORBUF, BUFFER	REPART RECEIVED CHARACTER INTO PUFFER
002126	Ø32777	9 <b>9</b> 9299	177650	L00P4;	BIT	#XRDY, @XCSR	ICHECK FOR TRANSMITTER READY
002134	001774		_,,050	J - W - 1	BEQ	LOOP4	IBRANCH IF NOT READY
002134	016777	177652	177642		MOV	BUFFER, eXBUF	TRANSMIT CHARACTER TO REMOTE TERMINAL
_	-				=	•	
002144	932777	000200	177636	L00P5;	віт	#XRDY, @CXCSR	CHECK FOR CONSOLE TRANSMITTER REABY
002152	001774				BEO	LQOP5	BRANCH IF NOT READY
002154	Ø16777	177634	177630		MOV	BUFFER . OCXBUF	TRANSMIT CHARACTER TO CONSOLE
002162	000746		· · · <del>-</del>		BR	LOOP3	BRANCH AND WAIT FOR NEXT CHARACTER
							· · · · · · · · · · · · · · · · · · ·

Figure 13 Program Example




Figure 14 GT40/42 Data Paths




Figure 15 Memory Layout Example

#### 4.3 IMPORTANT REGISTERS (all addresses are in octal)

#### Display Addresses:

Display Program Counter (DPC) = 172000 (Read/Write) Resume Address (RA) = 172000 (Write)

(To resume a display, for example after a light pen hit, bit 0 (LSB) = 1 should be MOVed to the RA, i.e., MOV #1, RA.)

Display Status Register = 172002 (Read/Write)

Contents (Read):		
Stop Flag	Bit	(15) (MSB)
Mode		(14:11)
Intensity		(10:8)
Light Pen Flag		(7)
Shift Out		(6)
Edge Indicator		(5)
Italics		(4)
Blink		(3)
Spare (Not Used)		(2)
Line		(1:0)

(If an attempt is made to write to address 172002, the effect is to ring the BELL in the GT40/42, e.g., MOV #2, 172002.)

#### X Status Register = 172004 (Read only)

Contents:

X Position Bits (9:0)
Graphplot Increment (15:10)

#### Y Status Register = 172006 (Read only)

Contents:

Y Position Bits (9:0) Character Register (15:10)

(Note: When in the SHIFTED OUT character mode, and an illegal code  $(040 \rightarrow 137_8)$  is fetched, the program is interrupted. The Character Register can then be read to find the dispatch to a user routine that is used to draw some special character.)

#### Display Interrupt Vector Addresses:

Stop Interrupt = 3201322 Light Pen Interrupt = 3241326 Time Out and Shift Out Interrupt = 3301332 (All display interrupts are requested at level BR4.)

#### DL11 Communications Interface Addresses:

Receive Status Register (RCSR) = 175610
Receive Buffer (RBUF) = 175612
Transmitter Status Register (XCSR) = 175614
Transmitter Buffer (XBUF) = 175616
(Additional DL11 programming information is included in Paragraph 3.1.)

#### DL11 Interrupt Vector Addresses:

Receiver Interrupt = 3001302 Transmitter Interrupt = 3041306 (DL11 interrupts are requested on level BR5.)

#### Miscellaneous Addresses:

CPU General Register R0 = 177700 (only console addressable) R7 = 177707

CPU Console Switches SWR = 177570 (console and CPU addressable)

CPU Status PS = 177776 (console and CPU addressable)

Keyboard Command and Status (KCSR) = 177560

Keyboard Data Buffer (KDBR) = 177562

Keyboard Interrupt Vector = 60162

Line Frequency Clock (KW11-L) = 177546

ROM Bootstrap Memory = 166000 (Starting Address)

#### 4.4 PDP-11 INSTRUCTION SET

A detailed description of the PDP-11 instruction set can be found in *GT40 Graphic Display Terminal*, *Volume 2* (DEC-11-HGTMA-A-D). This manual assumes the reader is familiar with the instruction set and general operation of the PDP-11/10.

#### 4.5 GT40/42 DISPLAY PROCESSOR INSTRUCTION SET

The display processor instruction set consists of five basic instructions: Set Graphic Mode, Jump, No-op, Load Status Register A, and Load Status Register B. Figure 16 shows the breakdown, by bit position, of each instruction. Figure 17 provides similar information for the data words that accompany the instructions.

#### NOTE

The user should not insert I-bits into those positions indicated as spare or unused.

#### 4.6 PROGRAMMING EXAMPLES

The following programming examples are meant to provide the user with a basic introduction to GT40/42 programming technique. They have been kept brief in order that the points being illustrated not be lost as would be the case if larger, operational program examples were used.


Table 8 is a list of suggested mnemonics for GT40/42 operation.

#### 4.6.1 Initializing the Display Processor


To start the DPU, the CPU executes a short program that loads the Display (processor) Program Counter (DPC) with the starting address (SA) of the display file. The Stack Pointer must also be initialized to an address above  $400_8$  to prevent a stack overflow if an interrupt occurs.


The following program performs these two operations.

Address	Instruction/Data	Mnemonic	Comment
1000	012706	MOV #500, R6	Initialize the
1002	500		stack pointer
1004	012737	MOV #SA, @ #DPC	Load the DPC
1006	2000		with $SA = 2000$
1010	172000		
1012	00001	WAIT	Wait (or other
			PDP-11 code)



### POINT DATA MODE-Mode 0011





### RELATIVE POINT MODE-Mode 0110




Figure 17 Data Word Formats (Sheet 2 of 2)

Table 8
Recommended GT40/42 Mnemonics

	Mnemonic =		Function	
Group 1				
	CHAR	=	100000	Character Mode
	SHORTV	=	104000	Short Vector Mode
	LONGV	=	110000	Long Vector Mode
	POINT	=	114000	Point Mode
	GRAPHX	=	120000	Graphplot X Mode
	GRAPHY	=	124000	Graphplot Y Mode
	RELATV	=	130000	Relative Point Mode
	INTO	=	2000	Intensity 0 (Dimmest)
	INT1	=	2200	Intensity 1
	INT2	==	2400	Intensity 2
	INT3	=	2600	Intensity 3
	INT4	=	3000	Intensity 4
	INT5	=	3200	Intensity 5
	INT6	=	3400	Intensity 6
	INT7	=	3600	Intensity 7 (Brightest)
	LPOFF	=	100	Light Pen Off
	LPON	=	140	Light Pen On
	BLKOFF	=	20	Blink Off
	BLKON	=	30	Blink On
	LINE0	=	4	Solid Line
	LINE1	=	5	Long Dash
	LINE2	=	6	Short Dash
	LINE3	= '	7	Dot Dash
Group 2				
	DJMP	=	160000	Display Jump
				, .,
Group 3				
	DNOP	=	164000	Display No Operation
Group 4				
•				
	STATSA	=	170000	Load Status A Instruction
	DSTOP	=	173400	Display Stop and Interrupt
	SINON	=	1400	Stop Interrupt On
	SINOF	=	1000	Stop Interrupt Off

Table 8 (Cont)
Recommended GT40/42 Mnemonics

	Mnemonic =	Value		Function
	LPLITE LPDARK	<b>=</b> =	200 300	Light Pen Hit On Light Pen Hit Off
	ITAL0 ITAL1	=	40 60	Italics Off Italics On
	SYNC	=	4	Halt and Resume in Sync
Group 5				
	STATSB	=	174000	Load Status B Instruction
	INCR	=	100	Graphplot Increment
Group 6 (Vector/	Point Mode)			
	INTX	=	40000	Intensify Vector or Point
	MAXX MAXY	=	1777 1377	Maximum A X Component Maximum A Y Component
	MINUSX MINUSY	=	20000 20000	Negative A X Component Negative A Y Component
Group <b>7</b> (Short \	/ector Mode)			
	MAXSX MAXSY	=	17600 77	Maximum Δ X Component Maximum A Y Component
	MISVX MISVY	=	20000 100	Negative A X Component Negative A Y Component

#### 4.6.2 Display File

The following program causes a  $200_8$  unit box to be drawn with the lower left corner at screen location  $500,500_8$ . Initially, the DPC is loaded with the starting address. Then the display parameters, e.g., intensity, are established and the mode set to Point. The four vectors are drawn after the Point is executed and, to conclude the file, the last commands reload the DPC with the display file starting address. This results in the display file being re-executed; the CRT display is refreshed.

Address	Instruction/Data	Mnemonic	Comment
		. = 100	
100	012706	MOV # <b>500</b> , R6	Initialize the
102	500		stack pointer
104	012737	MOV #2000, @ #DPC	Load the DPC
106	2000		with $SA = 2000$
110	172000		
112	000001	WAIT,	Wait
2000	117124	.=2000	Point mode, intensity
		POINT+INT4+LPOFF	4, no light pen, no
		+BLKOFF+LINED	blink, solid lines.
2002	500	500	Unintensified point
2004	500	500	at $X = 500$ , $Y = 500$
2006	110000	LONGV	Long vector mode
2010	40200	200+INTX	a X = 200, a Y = 0,
2012	0	0	intensified
2014	40000	0+INTX	$\triangle X = 0, a Y = 200,$
2016	200	200	intensified
2020	60200	200+INTX+MINUS	$\triangle X = -200, \triangle Y = 0,$
2022	0	0	intensified
2024	40000	0+1NTX	<b>a</b> $X = 0$ , $\triangle Y = -200$ ,
2026	20200	200+MINUS	intensified
2030	160000	DJMP	Jump to start of
2032	2000	2000	display file.

Note that since the parameters (intensity level, no blink, and line type) are specified in the point instruction, they need not be re-specified in the long vector instruction (2006) because they will not change unless the appropriate enable bits are set. The enable bits also allow the user to change, for example, the line type but not the intensity. In this case, only the line type enable bit is changed, not the intensity enable bit. This retention of current, not-to-be-changed, values saves both execution time and memory storage space.

#### 4.6.3 Application of the Stop Interrupt

The Stop Interrupt provides close interaction between the CPU and the DPU. The following program restarts the display after the halt and interrupt sequence. This occurs at the end of each pass.

Address	Instruction/Data	Mnemonic . = 100	Comment
100 102	012706 500	MOV #500, R6	Initialize the stack pointer
104	012737	MOV #2000, @ #DPC	Load the DPC with
106	2000		SA = 2000
110	172000		
112	000001	WAIT	Wait for interrupt
114	776	BR 2	Jump back one
		. = 320	instruction
320	400	400	Address of next instruction to be executed after a Stop interrupt
322	200	200 . = 400	Processor status (BR level 4)
400	012737	MOV #1, @ #DPC	Resume the display

Address	Instruction/Data	Mnemonic	Comment
402	01		
404	172000		
406	02	RTI	Return from interrupt
2000	117124	.=2000	Point mode, intensity
		POINT+INT4+LPOFF	4, no light pen, no
		+BLKOFF+LINED	blink, solid lines.
2002	500	500	Unintensified point
2004	500	500	at $X = 500$ , $Y = 500$
2006	110000	LONGV	Long vector mode
2010	40200	200+INTX	$\triangle X = 200, \triangle Y = 0,$
2012	0	0	intensified
2014	40000	0+INTX	A X = 0, A Y = 200,
2016	200	200	intensified
2020	60200	200+INTX+MINUS	$\triangle X = -200, \triangle Y = 0,$
2022	0	0	intensified
2024	40000	0+1NTX	$\triangle X = 0, \triangle Y = -200$
2026	20200	200+MINUS	intensified
2030	173400	DSTOP	Enable Stop interrupt,
			Stop
2032	160000	DJMP	Jump to start of
2034	2000	2000	display file after a Resume

After initializing the DPU, the CPU WAITs for an interrupt. The DPU executes the display file, eventually performing the STOP with interrupt enabled. This causes a vectored interrupt to address  $320_8$ .

Since the Stack Pointer was initialized to  $500_8$ , the CPU stores its processor status and program counter in location  $500_8$  and  $476_8$  respectively; it pushes them on the "stack." Once stored, the CPU goes to location  $320_8$  and uses its contents as the address of the interrupt routine. The CPU takes the contents of location  $322_8$  as its new processor status. In this example, location  $400_8$  is the address of the interrupt handler and the CPU proceeds to that location.

The interrupt handler simply MOVes the number 1 to the DPC which is interpreted as a RESUME by the DPU. As the DPU resumes operation, it will fetch and interpret the next instruction after stopping, in this case a DJMP, back to the start of the display file. The final instruction of the interrupt handler is a Return from Interrupt (RTI), restoring the CPU to the status and location present before the interrupt, i.e., it pops two words off the stack. A computer branch back one instruction is executed, thus placing the CPU in a WAIT condition again.

#### 4.7 PROGRAMMING RESTRICTIONS

As with any complex system, certain restrictions must be observed by the user if trouble-free operation is to be expected. In the case of the GT40/42, the programmer should be aware of certain programming limitations so that the hardware may be exercised more proficiently without violating hardware rules.

#### 4.7.1 Stop and Sync, Microcoding

Stop and Sync appear in the Load Status A instruction. However, selection of both conditions in any given Load Status A instruction should be avoided. Priorities have been built into the GT40/42 hardware concerning the action on the microcoding of these bits. The rules are æ follows:

 Sync and Stop Sync will override Stop. The display will stop but will resume in sync with the line frequency. Stop and Sync with Stop Interrupt Enabled
 Setting Stop with the Stop Interrupt enabled and Sync must be avoided. Under these conditions, the
 DPU will stop, post an interrupt, and restart automatically in sync with the line frequency. Since the
 Sync resume happens rather randomly with respect to the interrupt, the effect of this microcoding is
 undetermined.

#### 4.7.2 Display File Changes

Restarting a Running Display – Restarting the DPU while the DPU is running should be avoided. It is possible to "catch" the DPU in the middle of a bus operation causing inconsistent or undetermined operation.

It is recommended that the DPU be halted with a Stop instruction before restarting it again.

Modification of the File — Dynamic modification of the display file should be avoided when possible. Normally the file can be modified dynamically without consequence. However, it is possible to cause problems when modifying two word instructions such a Display Jump. For example, if the DPU fetched the first part of a DJMP while the CPU modified the second word, the DPU will process the DJMP order code and will take the modified second word a correct address, causing the DPU to branch to a non-intended address. It is recommended that the DPU be halted before modifying the display file and that care be exercised in selecting the sequence of commands used to modify the file.

#### 4.7.3 Non-Flicker Display

The quality of the image displayed on the screen is determined by many factors. Primarily, the display is controlled by internal adjustments (contrast, focus, etc.) and the external BRIGHTNESS control on the front panel. However, programming is also instrumental in producing better image quality. The selectable brightness feature, one of the display parameters controlled by the Set Graphic Mode instruction, is one example of the role that programming plays. Another is the control of image flicker, the repetitive dimming and brightening of all vectors and characters on the screen. Flicker, in this case, is caused by a relatively long program execution time, i.e., the time from the beginning of the display frame until the program recycles and the display is repeated. If this time is longer than about 1/30 of a second the screen fluorescence will decay (the image will become dimmer), and then brighten when the next frame begins, to the point where flicker is apparent. When the program time is less than 1/30 second, the display is reintensified before the image dims noticeably and there is no apparent flicker. Consequently, the objective, from a programming standpoint, is not to exceed this (1/30 second) execution period when designing a display program.

Program time, as defined above, and where vectors make up most of the display, is primarily determined by two factors: vector magnitude or length, and the number of vectors in the display frame. The longer the vectors and the greater the number of vectors the longer the display frame will be. Figure 18 shows the allowable limits, considering these two factors, for a flickerless display, defined here as display frames ≤ 32 ms (about 1/30 second). Note that a third factor is also present: the vector to mode word ratio. If this is a 1:1 ratio, then fewer vectors are allowed because the mode word itself requires time to be decoded – time that must be subtracted from the 32 ms period. However, this time is more efficiently used when the ratio increases, i.e., when a mode word is accompanied by a number of vectors; the total number of allowable vectors is increased. This is shown in Figure 18 as the shaded area for each vector length with the top line being the practical limit. If vector lengths vary, as is usually the case, the total number of each length must be taken into account; the aggregate must not cause the frame time to exceed 32 ms.




Figure 18 Non-Flicker Display & Determined by Vector Quantity and Magnitude

#### 4.8 ADVANCED PROGRAMMING TECHNIQUES

#### 4.8.1 Subroutines

This programming method is used when a section of display code is repeated a number of times during the execution of a display file. It precludes the need to store multiple copies of the routine in memory and therefore makes more efficient use of available storage space. Writing effective display subroutines is accomplished through use of the stop interrupt instruction (DSTOP) followed by an identifier that informs the interrupt service routine what to do or where to go. Figure 19 shows an example of how a display subroutine can be repeatedly called by the main display file. An example of an interrupt service routine is shown below. It is assumed that register R5 is used for the subroutine stack. STKST is the starting location for the subroutine stack.

	Mnemonic	Comment
STPINT:	TST @ DPC	Test the DPC
	BEQSTOP0	If it contains a valid, non-zero address go to the next instruction; if not go to STOP0
	MOV DPC,-(R5)	Push current DPC on stack

ADD #2, @R5 The stack now contains the return address from the subroutine.

Mnemonic Comment

MOV @ DPC, DPC Move address pointed to by DPC into the

DPC, i.e., go to the subroutine.

RTI Exit

STOPO: CMP R5, STKST Is the subroutine stack empty?


BEQ TOP Yes, go to top of file

MOV (R5)+,DPC No, pop off a word and go there

RTI Exit

TOP: MOV#START,DPC Restart at TOP

RTI and exit






Figure 19 Subroutining Example

#### 4.8.2 Light Pen Interaction

The DPU is stopped when a light pen "hit" occurs during the display of a vector, character, or point, provided light pen interrupts are permitted (bits 5 and 6 of the Set Graphic Mode word must both be true to enable the LP interrupt function).

Priorities permitting, the LP hit interrupts the PDP-11. The interrupt service routine that is called in as a result of the LP interrupt has access to three data in the DPU (the data can be read by specifying the addresses indicated):

- Display Program Counter (DPC) Addr = 172000. Points to the instruction/data word following the data word on which the LP hit occurred.
- The X position of the display at the time the DPU stopped, Addr = 172004. A 10-bit absolute number.
- The Y position of the display at the time the DPU stopped, Addr = 172006. A 10-bit absolute number.

The service routine can respond to the LP interrupt by restarting the display in one of two ways:

- Resume the display the operation in progress at the time of the interrupt is allowed to continue.
   Program example: MOV #1, DPC
- Restart the display the operation in progress at the time of the interrupt is abandoned and a new display program routine is initiated. Program example: MOV #SA, DPC

#### 4.8.3 Special Characters

The 31 special characters in the GT40/42 display character set are addressed through use of ASCII codes Shift Out (016<sub>8</sub>) and Shift In (017<sub>8</sub>).

When the DPU detects the character code  $016_8$ , the hardware enters the shift mode. In this mode codes 000 through  $037_8$  are decoded as special characters. (Appendix C contains a list of GT40/42 character codes.) Note that when the DPU is in the shift mode, the Shift Out code  $(016_8)$  itself is a legitimate printing character. The DPU is returned to the non-special character ASCII set (non-shift mode) when Shift In is decoded. Unlike the Shift Out code, the Shift In code  $(017_8)$  does not cause a special character to be displayed. If, when in the shift mode, the DPU detects a code  $\geq 040_8$ , the PDP-11 is interrupted by a Shift In/Time Out interrupt vector. This is because only the special characters (codes 000 through  $037_8$ ) are legal when in the shift mode. The PDP-11 now has access to the 6 low order bits of the 7-bit illegal code. These 6 bits could be used, for example, as an index to a table of software generated characters.

#### 4.8.4 Edge Violations

An edge violation occurs if either the X or Y coordinate indicated for a relative display causes the display to go outside the physical limits of the CRT face. (Vectors, relative points, characters, and Graphplots are classified as relative type displays.) In the event of an edge violation, the edge flag in the status word is set and the display is clipped (terminated) at the edge of the screen; wrap-around does not take place. However, there is one exception in which wrap-around can occur. The GT40/42 hardware is capable of counting only up to  $4095_{10}$ , i.e., 12 bits. Therefore, if the vector position exceeds this 12-bit limit, the count overflows to 0 and wrap-around occurs. For example, if four consecutive vectors with the same coordinates ( $\Delta X = 1023$ ,  $\Delta Y = 1$ ) are read, only the first vector is displayed; it is the only one that can be displayed within the physical address space. The other three vectors cause the count to legally exceed the 12-bit field. If a fifth vector, with the coordinates of  $\Delta X = 10$  and  $\Delta Y = 0$ , is decoded, the vector will appear on the left of the display; the hardware has caused the display to wrap around. This relative X and Y counting is performed in a 12-bit circular fashion. Absolute points are limited to 10-bit addressing.

#### 5.1 COMMUNICATIONS BOOTSTRAP READ-ONLY MEMORY (ROM)

The communications bootstrap ROM in the GT40 and the GT42 connects the Graphic Display Terminal to a host computer by way of the DL11 Asynchronous Line Interface. Two functions are performed:

- The program allows ASCII dialogue with the host computer in order to perform such functions as logging in, etc., which presumably leads to
- The ability to load the Graphic Display Terminal's core memory with an absolute PDP-11 program. This 2. function is typically called a down-line load.

The ROM Bootstrap program is stored in a bipolar ROM contained in the display processor (M7014 module). The memory is assigned addresses starting at 166000<sub>8</sub> and is accessed via the Unibus and the display processor addressing hardware. Although physically located in the display processor, the communications ROM should be considered a separate, Unibus connected, memory device. In the GT40, the ROM contains 256 words; in the GT42, the ROM contains 512 words.

Appendix D contains a program listing of the ROM Bootstrap for the GT40 and Figure D-1 is a flow diagram for the program. Appendix E contains a program listing of the ROM Bootstrap for the GT42 and Figure E-1 is a flow diagram for the program.

#### 5.1.1 Bootstrap Loader


The communications down-line loader portion of the Bootstrap allows loading programs in all memory locations except for the absolute addresses 15700 through 157768, which are used by the loader itself. If the user finds this restriction unacceptable, it is possible to reassemble a copy of the Bootstrap program with the tag COREND equal to the highest address in the user's memory, e.g., COREND = 577768 for a 12K memory. The procedure then is to load this modified Bootstrap first and then the user's program.

The loader will accept properly encoded ASCII strings and effect the loading of a PDP-11 absolute program. The encoding and decoding scheme is shown pictorially in Figure 20.

The loading procedure, from the host computer, is presented below in brief terms:

- Initiate the Bootstrap by placing 166000 in the SR switches; press LOAD ADDRESS and START.
- Transmit  $(175_8)$  and then R  $(122_8)$  to reset the Bootstrap. Transmit  $(175_8)$  and then L  $(114_8)$  to start the Loader.
- 4. Transmit encoded characters representing the binary program to be loaded.
- If a checksum error occurs during a load, B (102 $_8$ ) and  $\$  (175,) will be returned. 5.
- If the program loads but does not self-start, G (107<sub>8</sub>) and (175<sub>8</sub>) are returned. 6.
- There is no return if the program is properly loaded and started. 7.

To enable synchronization of the loader at high transfer rates, the host computer should transmit filler characters after step 3 above. These fillers should be nulls in multiples of three, as indicated in Figure 21. The @ symbol (100<sub>8</sub>) is transmitted because  $100_8$  is added to all characters less than  $040_8$ ; therefore, null  $(000) + 100_8 = 100_8$ . The filler requirement is satisfied by six nulls, i.e., eight @ symbols.



CP-0650

Figure 20 Encoding and Decoding of Serial Data




Figure 21 Filler Character Transmission to the GT40/42

It is necessary to preface the first "one" byte in the absolute program with a "zero" byte in order to save Bootstrap code. A normal absolute program, in octal, before encoding into the 6-bit tape format, is transmitted in the order shown in Figure 22. An example of a short program (in octal) and the resultant encoded characters transmitted are shown in Figure 23.




Figure 22 Absolute Program, Octal Format

#### 5.1.2 Character Echoing

When not running in the LOADER mode, the Bootstrap allows the GT40/42 to communicate with the host computer in ASCII. Depressing a key on the LK40 keyboard at this time causes the ASCII character for that key to be sent to the host computer. If the host computer echoes the character, it will appear on the GT40/42 display (providing it is printable).

In reference to this type of display, several characteristics should be noted:

- The GT40 Bootstrap does not scroll. If the initial dialogue runs off the bottom of the screen, the operator must again depress START; the dialogue will then return to the top of the screen. In the GT42, the dialogue appears at the bottom of the screen and scrolls off the top when the screen is full.
- With the exception of 175<sub>8</sub> characters with codes of from 040<sub>8</sub> through 176<sub>8</sub> will be displayed on the screen. Code 175<sub>8</sub> is used to initiate restarting and loading of the GT40/42.
- In the GT40 the only control characters which affect the display are CARRIAGE RETURN, LINE FEED, and BACKSPACE. TAB, FORM FEED, etc. are not understood. In the GT42, TAB and FORM FEED characters are understood.
- The host computer should not send SHIFT OUT (016<sub>8</sub>) because this character causes the GT40/42 hardware to generate a special character set. (This restriction applies only to the Bootstrap because of space limitations in this program. Normally the software would monitor all characters before inserting them into the display file.)




Figure 23 Absolute Program Conversion and Transmission

## APPENDIX A KEY BOARD LAYOUT




Figure A-I Keyboard Key Configuration




Figure A-2 128-Character Keyboard (Position 1)




Figure A-3 64-Character Keyboard (Position 2)

### APPENDIX B ADDRESS MAPPING




Figure B-1 Address Mapping

## APPENDIX C CHARACTER CODES

7 Bit (octal)	ASCII Representation	Keyboard	GT40/42 Printing	GT40/42 Printing When Preceded By Shift-Out = 016
000	NUL	CTRL@		λ
001	SOH	CTRL A		$\alpha$
002	STX	CTRL B		$\phi$
003	ETX	CTRL C		Σ
004	EOT	CTRL D		δ
005	ENQ	CTRL E		A
006	ACK	CTRL F		$\sim$
007	BEL	CTRL G		a
010	BS	CTRL H	Backspace	$\cap$
011	HT	CTRL I (TAB)		$\psi$
012	LF	CTRL J ( LF)	Line Feed	<del>-</del>
013	VT	CTRL K		О
014	FF	CTRL L		
015	CR	CTRL M (CR)	Carriage Return	$\mu$
016	SO	CTRL N		£
017	SI	CTRL O		Shift In
020	DLE	CTRL P		$\pi$
021	DC1	CTRL Q		II
022	DC2	CTRL R		$\Omega$
023	DC3	CTRL S		σ
024	DC4	CTRL T		$\Upsilon$
025	NAK	CTRL U		$\epsilon$
026	SYN	CTRL V		<del>←</del>
027	ETB	CTRL W		$\rightarrow$
030	CAN	CTRL X		↑
031	EM	CTRL Y		<b>↓</b>
032	SUM	CTRL Z		r
033	ESC	CTRL [ ( ALT)		<u> </u>
034	FS	CTRL\		<b>≠</b>
035	GS	CTRL ]		≈
036	RS	CTRL~		V
037	US	CTRL –		
40	SP	SPACE BAR 1	Space 1 character	
41	!	SHIFT 1	!	
42	66	SHIFT 2	66	
43	#	SHIFT 3	#	

7 Bit (octal)	ASCII Representation	Keyboard	GT40/42 Printing	GT40/42 Printing When Preceded By Shift-Out = 016
				Shirt-Out - 016
44	\$	SHIFT 4	\$	
45	%	SHIFT 5	%	
46	&	SHIFT 6	&	
47		SHIFT 7		
50	(	SHIFT 8	(	
51	)	SHIFT 9	) *	
52	*	SHIFT:	*	
53	t	SHIFT;	t	
54			,	
55	<b>- (</b> minus)	-	_	
56	·			
57	1	/	/	
60	0	0	0	
61	1	1	1	
62	2	2	2 3	
63	3	3	3	
64	4	4	4 5	
65	5	5		
66	6	6	6	
67	7	7	7	
70	8	8	8	
71	9	9	9	
72				
73		axxxom.		
74 	<	SHIFT,	<	
75 7.5	=	SHIFT -	-	
76	>	SHIFT .	<b>&gt;</b> ?	
77	?	SHIFT /	?	
100	@ •	@	@	
101	A	SHIFT A	A	
102	B C	SHIFT B SHIFT C	B C	
103	_			
104 105	D E	SHIFT D SHIFT E	D E	
106	F	SHIFT F	F	
107	G G	SHIFT G	G	
110	H H	SHIFT H	Н	
111	I	SHIFT I	I	
112	J	SHIFT J	J	
113	K	SHIFT K	K	
114	L L	SHIFT L	L	
115	M	SHIFT M	M	
116	N	SHIFT N	N	
117	0	SHIFT O	0	
120	P	SHIFT P	P	
121	Q	SHIFT Q	Q	
122	R	SHIFT R	R	
123	S	SHIFT S	S	
124	T	SHIFT T	T	

7 Bit (octal)	ASCII Representation	Keyboard	GT40/42 Printing	GT40/42 Printing When Preceded By Shift-Out = 016
125	U	SHIFT U	U	
126	V	SHIFT V	V	
127	W	SHIFT W	W	
130	X	SHIFT X	X	
131	Y	SHIFT Y	Y	
132	Z	SHIFT Z	Z	
133	[	[	[	
134	\	\	\	
135	]	I	]	
136	^	Α	,	
137	-			
140	,	SHIFT @	·	
141	a	A	a	
142	b	В	ь	
143	c	C	С	
144	d	D	d	
145	e	E	e	
146	f	F	f	
147	g	G	g	
150	h	H I	h i	
151 152	i :	J	1	
153	j k	K	j k	
154	l K	L	1	
155	m	M	m	
156	n	N	n	
157	0	0	0	
160	p	P	р	
161	q	Q	q	
162	r	R	r	
163	s	S	S	
164	t	T	t	
165	U	U	, <b>u</b>	
166	V	v	. <b>V</b>	1
167	W	W	w	
170	x	X Y	X	:
171	Y	Y	у	
172	Z	Z	Z	
173		SHIFT [	{	
174		SHIFT \	<b>†</b>	
175		SHIFT ]	}	
176	~	SHIFT A	~	
177	RUB OUT	R.O.	-	1

### **Function Key Codes**

← 10	<b>†</b> 32	. Home 35	EOS 37
$\rightarrow$ 30	↓ 33	<b>EOL</b> 36	



#### ;BOOTVT.509 5/2/72

VY-40 BOOTSTRAP LOADER. VERSION S09, RELEASE R01, 5/2/72

COPYRIGHT 1972, DIGITAL EQUIPMENT CORPORATION.

146 MAIN STREET MAYNARD, MASSACHUSSETTS ;

01754

WRITTEN BY JACK BURNESS, SENIOR SYSTEMS ARCHITECT!

THIS ROUTINE IS INTENDED TO BE LOADED IN THE ROM PORTION OF THE VT-40.

#### REGISTER DEFINITIONS:

	R0=X0	
<b>ଉପ୍ପର୍ଷ୍</b> ଷ	R1=%1	
000001	R2=%2	
000002	R3=%3	
000003		
000004	R4=%4	
000005	R5=%5	
000006	R6=%6	
000007	R7=%7	
	SP=R6	
000006	PC=R7	
000007	1 <b>3</b> – 11 7	
000000	RET1=RØ	;RETURN OF VALUE REGISTER.
000001	!NP1=R1	;ARGUMENT FOR CALLED FUNCTION
	INP2=R2	SECOND ARGUMENT.
000002	WORK1=R3	FIRST WORK REGISTER.
000003	WORK2=R4	SECOND WORKING REGISTER.
000004	SCR1=R5	SCRATCH REGISTER.
000005		, , , , , , , , , , , , , , , , , , , ,
000003	L.CKSM=WORK1	;OVERLAPPING DEFINITIONS FOR LOADER PORTION.
000000	L.BYT=RET1	
	L.BC=SCR1	
000005	L.ADR=INP1	
000001		
016000	COREND=16000	;FIRST LOCATION OF NON-CORE.
166000	ROMORG=166000	;WHERE THE ROM PROGRAM SHOULD GO.
100000		
000000	STARTX=0	; WHERE TO START DISPLAYING THE X POSITIONS.
001360	STARTY=1360	;WHERE TO START DISPLAYING THE Y.

# **PROGRAM BOOTSTRAP** APPENDIX

		172000 177560 175614 175610						;VT40 PROGRAM COUNTER. ;TTY INPUT STATUS. ;PDP-10 OUTPUT STATUS. ;PDP-10 INPUT STATUS.
		177562 175612 175616				P1018=F	RBDIS+2 P10IS+2 P100S+2	;TTY INPUT BUFFER. ;PDP-10 INPUT CHARACTER. ;PDP-10 OUTPUT BUFFER.
		015776 015772 015770				P1ØIC=F	COREND-2 2100C-4 =P10IC-2	;CHARACTER TO BE SENT TO THE PDP-10 ;INPUT CHARACTER FROM 10 PLUS ONE SAVE CHARACTER ;FIRST LOCATION OF STACK.
		160000			· ·	JMPDIS:	=160000	;THE VT-40 DISPLAY JUMP INSTRUCTION.
		000024				PWRFAL:	= 2 4	; POWER FAIL RESTART LOCATION.
		166000				.=ROMOF	RG	;SET THE ORIGIN NOW!!!!
•	166004	012705 005015 010745	ØØØØ26		START:	MOV CLR MOV	#PWRFAL+2,SCR1 @SCR1 PC,-(SCR1)	PICK UP POINTER TO P.F. STATUS. CLEAR IT OUT TO BE SURE. SET UP THE RESTART LOCATION.
	166010	000005				RESET		RESET THE BUS.
	166020	012767	000007 000001 000201	011532		MOV MOV MOV	#7,P10IS #1.K8DIS #201,P100S	; INITIALIZE PDP-10 INPUT ; INITIALIZE TTY INPUT. ; INITIALIZE PDP-10 OUTPUT.
•	166040	012706 005001 012702			RESTRT:	MOV CLR MOV	#STKSRT,SP L,ADR #JMPDIS,1NP2	;SET UP THE STACK NOW!;CLEAR ADDRESS POINTER.;PLACE A DISPLAY JUMP INSTRUCTION IN A REGISTER.
	166050 166054 166060 166062	010221 012711 012701 005000 004767 005067	000030 000022			M M M C J L L R R R R R R R R R R R R R R R R R	INP2,(L,ADR)+ #DISPRG,(L,ADR) #PWRFAL+4,L,ADR RET1 PC,DOCHAR VT40PC	;MOVE IT TO LOCATION Ø. ;MOVE ADDRESS POINTER INTO 2. ;SET UP WHERE WE WILL STORE CHARACTERS. ;PREPARE TO INSERT A ZERO CHARACTER. ;INSERT IT NOW. ;CLEAR THE DISPLAY PROGRAM COUNTER AND START.
	166072 166076 166100 166102	004767 000240 000240 000240 012746	000210		MAJORI	JSR NOP NOP NOV	PC, GETCHR #MAJOR, +(SP)	GET A CHARACTER NOW.

GET CURRENT BUUFER POSITION NOW. BYPASS CURRENT DISPLAY JUMP. CLEAR FUTURE ADDRESS FOR JUMP. STICK IN TEMPORARY JUMP WHILE WE REPLACE CURRE A DISPLAY JUMP TO ZERO. NOW REPLACE CURRENT DISPLAY JUMP BY THE CHARAC IT'S DONE THIS WAY TO WASTE 2 CYCLES. TO AVOID THING PROBLEMS WITH THE VI40.	JGET SIX BITS NOW. SAVE T_E CHARACTED NOW. BYPASS THE 8'ER JRESET THE MAGIC REGISTER NOW JINCREMENT WHERE TO GO. CUPDATE PC NOW.	;SAVE FOR A SECOND. ;SAVE FOR A SECOND. ;SHIFT TO LEFT OF BYTE ;PACK THEM IN. ;POP AND RETURN NOW. ;WORST CASE, SHIFT 4	FINAL CHARACTER ASSEMBLED. FUDGE STACK. AND RETURN NOW.
L. ADR. SCR1   C. SCR1   + (SCR1 )	PC,GETSIX RET1, - (SP) GETP84 INP2 (INP2) + GET8TB(INP2),PC	8	RECT1 RECRT2 RECT1 RECT1 CSP1 PC PC
00 CH PA PA PA PA PA PA PA PA PA PA PA PA PA	GET8: USR MOV GET84: CLR GETP84: TST GET8P=,	GET81:  LSR ADV ADV ADV ADV B SL ADV B SL ADV B SL ADV B SC ADV B	GE183; ROL ROR ROR ROR ROR ROR ROR
	000124 166250	900104	,
01010100 0010100 0010000 00100000 00100011 00100011	004767 210046 000401 0055002 005722 066207	0004767 00063000 10063000 10063000 100116 100116 0006300 0006300 0006300 1006104 1006104 1006104 1006104 1006104 1006104 1006104 1006104 1006104	00001000000000000000000000000000000000
1665118 1665118 16651118 16651116 1665128 1665128 1665128 1665128	166132 166136 166140 166142 166144 166144	106 6 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	106623 106623 106623 106623 10662 10

166	6250	GET8TB =	, <del>*</del> 2	; PUSH ₹ERO CONDITION BACK INTO NEVER-NEVER LAND.
166252 000 166254 000 166256 000 166260 177	0026 0060	.WORD .WORD .WORD .WORD	GET81-GET8P GET82-GET8P GET83-GET8P GET84-GET8P	
166272 Ø02 166274 Ø20	0027 000040 2546 0027 000137 3143	GETSIX: JSR CMP BLT CMP BGT RTS	PC,GETCHR RET1,#40 L.BAD RET1,#137 L.BAD PC	
166304 005	5726	GETCHP: TST	(SP)+	SUPPLIE THE STACK.
166312 004 166316 005	4767 000064 5710	GETCHR: MOV GETCHL: JSR TST	#P10IC,RET1 PC,CHECK @RET1	;SET UP POINTER TO THE INPUT CHARACTER. ;ANY CHARACTERS THERE?
	1046 5020 2716 177600	BEQ MOV CLR BIC	GETCHL •RET1,-(SP) (RET1)+ *=200,(SP)	;PUSH THE CHAR ON THE STACK. ;CLEAR THE CHAR GOT FLAG NOW. ;CLEAR AWAY PARITY NOW.
166332 001 4	1764	8E0	GETCHP	; IF ZERO, GET ANOTHER
166340 001 166342 022 166346 001 166350 011 166352 021 166356 001	2710 000175 1007 1610 1027 000122 1626 1027 000114	CMP BEQ CMP BNE MOV CMP BEQ CMP	#177,(SP) GETCHP #175,@RET1 GETNP (SP),@RET1 @RET1,#122 RESTRT @RET1,#114	;ALSO IGNORE RUBOUTS. ;WAS IT A "175" ;NOPE. ;YEP. RESET IN CASE OF ABORT. ;IS IT AN R ;YEP. RESTART ;IS IT AN L ;YEP. LOAD.
166376 001	2600 0027 000175 1743	GETNP: MOV MOV CMP BEQ	(SP), PRET1 (SP)+, RET1 RET1,#175 GETCHR	; NOW DO THE FDUGING. ; IF ALTMODE, LOOP
166400 000	0207	RTS	PC ·	
166406 001 166410 105 166414 100 166416 016	1410 5767 007200	CHECK: TST BEQ TSTB BPL MOV CLR	P100C CHECK1 P100S CHECK1 P100C,P100B P100C	;DO WE WANT TO OUTPUT? ;NO. ;WE DO. IS THE 10 READY? ;NOT QUITE. ;IT'S READY. SEND THE CHARACTER. ;AND THE SAVED CHARACTER.
166430 105 166434 100	-,	CHECK1: TSTB BPL	CHECK3	;HEY, IS THE KEYBOARD READY? ;NOPE. NO LUCK.

	116746	011120			MOVB	(BDIB,-(SP)	;YEP. SAVE THE CHARACTER NOW.
166442	Ø <b>1</b> 2767	000001	011110		MOV	#1,KBDIS	;AND REENABLE THE COMMUNICATIONS DEVICE.
166450	004767	1 <b>7</b> 772 <b>6</b>		CHECK2:	I C D	PC, CHECK	; IS THE OUTPUT READY?
-	005767	Ø27316		UNEUKE.	TST	P100C	, 13 THE OUTFOI KEADT!
	001373	DZ7010			BNE	CHECK2	; IF NOT, WAIT TILL DONE.
	012667	007130			MOV	(SP)+,P100B	; AND THEN SEND OUT THE CHARACTER.
	105767	007116		CHECK3:		P10IS	; IS THE 10 TALKING TO ME.
166472		007110	007070		8 <b>P</b> L 4 <b>0</b> VB	CHECK4 P101B,P101C	; NOPE, EXIT.
166474	116767 Ø <b>5</b> 2767	007112 177400			3 I S	#-400,P10IC	;GET THE CHARACTER NOW. ;MAKE SURE [T'S NONE ZERO.
166510	0112767	000007			MOV	#7,P10IS	REINITIALIZE COMMUNICATION LINE.
					-		
166516	000207			CHECK4:	RTS	PC	; AND RETURN.
					THE	LOADER	
				•			
166520				LOAD:	CLR	INP2	;RESET TO FIRST 8 BIT CHARACTER.
166522					MOV	#172000,(INP2)	; AND ALSO CLEVERLY STOP THE VT40.
166526	012706	015770			MOV	#STKSRT,SP	:RESET STACK POINTER NOW.
166532	005003			_,LD2:	CLR	LOKOM	-CECAR THE OHEOVOUM
166534		000070			JSR	LıCKSM P <b>C,L,P</b> TR	;CLEAR THE CHECKSUM ;GET A BYTE NOW.
	105300	22-27-2			DECB	L.BYT	;IS IT ONE?
166542	001373				BNE	L.LD2	;NOPE. WAIT AWHILE
166544	004767	000060			JSR	PC,L.PTR	; YEP. GET NEXT CHARACTER.
166550	004767	000072			JSR	PC,L,GWRD	.CET A HORB
166554		0000/2			MOV	_,BYT,L,BC	;GET A WORD. ;GET THE COUNTER NOW.
166556		000004			SUB	#4,L.BC	;CHOP OFF EXTRA STUFF.
166562		000002			CMP	#2,L.BC	; NULL?
166566					BEQ	L∎JMP	; YEP. MUST BE END,
166570	004767	000052			JSR	PC.L.GWRD	; NOPE, GET THE ADDRESS.
166574	010001				MOV	_,BYT,L,ADR	;AND REMEMBER FOR OLD TIMES SAKE.
166576	004767	000026		L.LD3:	JSR	PC, L.PTR	GET A BYTE (DATA)
	002010			_,	BGE	L : _ D 4	; ALL DONE WITH THE COUNTER?
166604	105703				TSTB	L.CKSM	;YEP, GOOD CHECK SUM?
166606	001751				BEQ	LıLD2	; NOPE. LOAD ERROR,
166610	012700			L.BAD:	MOV	(PC)+,RET1	; SEND OUT SOME CHARACTERS NOW.
166612	175	102		L.BAU.	,BYTE	175,102	;"CTRL 3AD"
	004767	000110			JSR	PC.SENDIT	I OIME SAD
166620	000167				JMP	RESTRT	
444404	440004				<b>4.6</b> 40		
	110021				MOVB	L.BYT.(L.ADR)+	;PLACE THE BYTE IN CORE.
166626	000763				BR	L.LD3	:GET ANOTHER ONE,
166630	004767	177276		L.PTR:	JSR	PC.GET8	; GET & BITS NOW.
	060003				ADD	L.BYT.L.CKSM	JUPDATE CHECKSUM
166636		177400			BIC	#177400,L,BYT	;CLEAN UP THE BYTE NOW.
	005305				OEC	L.BC	; UPDATE THE COUNTER.
166644	000207				RTS	PC	;RETURN NOW.

GET & CHARACTER, SAVE FOR A SECOND, GET ANOTHER CHARACTER, NOW ASSEMBLE THE WORD, AND RETURN WITH A 16 BITER.	GET A WORD SAVE ON THE STACK. GET A CHARCTER. SIT ZERO? SYEP. WHAT CRAP. SYEP. START PROGRAM GOING NOW. TELL POP-10 WE'VE LOADED OK.	; AND AWAY WE GO.	FOLL THE OUTPUT DEVICE NOW, SOUTPUT CLEAR? NOPE. LOOP AWHILE LONGER, SEND OUT THE CHARACTER, CLEAR THE BYTE, AND SWAP THEM NOW.	INITIALIZING VT40 PROGWAM WHICT WILL PROGRAM AFTER THE POWEW FWIL L <sup>O</sup> CATIONS JUMP TO ZERO WHICH WILL JUMP BACK TO HERE	;LOAD STATWS REGISTEW FOR NORMAL OPERATION. ;SET POINT MODE, "NOTMAL". ;Y COORDINATE ;Y CORDINATE ;SET CHARACTEW MODE. ;THEN JUMP TO THE POWEWFAIL LOCATION. ;TO DISPLAY USERS CHARWCTERS.	
PC, L, DTP L, BYT, - ISP PC, L, DTP L, BYT (SP) + * L, BYT	PC.L.GWRD L.BYT(SP: PC.L.PTR L.CKSM L.GKSM L.GKSM L.JMP1 L.JMP1 (PC)+, RET1 (75, 107 PC, SENDIT	+ ( dS ) e	PC,CKECK P100F SENDIT RET1,P100B RET1 RET1 SENDIT	THIS IS THE INI	170256 115124 115124 STARTX STARTY 10000 UMPDIS PWRFAL+4	
A S C S C S C S C S C S C S C S C S C S	RTS LUSR LUSR LUSR MANTE MANTE MANTE MANTE MANTE MANTE MANTE MANTE MANTE	UMP11 LMP	SENDIT: LSR MST MOV MOV CCL RB SME RAB RAB RAB		DISPRG:	END
177756	177754 177730 000001 107 000006		177446 827836 886658			
0 14 67 67 67 67 67 67 67 67 67 67 67 67 67	00000000000000000000000000000000000000	000136	004767 005767 001373 105000 001360		178256 115124 0000000 001360 100000 160000	00000
166646 166652 166654 166666 16666	11	166726	166738 166738 166748 166742 166746 166758 166758		1665756 1665768 1665768 1665764 166776 166776	

•	SYMBO	L TABLE		
CHECK CHECK4 GETCHL GETP84 GET84 GET84 KBDIB L.BAD L.GWRD L.LD3 PC P1ØIS RESTRT R1 R5 SENDIT STARTY	166402 166516 166312 166144 = 166250 166142 = 177562 166610 166646 166576 =%000007 = 175610 166034 =%000001 =%000005 166730 = 001360	CHECK1 166430 COREND = 016000 GETCHP 166304 GETSIX 166262 GET81 166152 INP1 = 000001 KBDIS = 177560 L.BC = 0000005 L.JDP 166664 L.LD4 166624 PWRFAL = 0000024 P100B = 175616 RET1 = 0000000 RET1 = 00000000000000000000000000000000000	CHECK2 DISPRG GETCHR GETCHR GET8 166306 GET8 166132 GET82 166200 INP2 = %000002 LOAD 166520 L.BYT = %000000 L.JMP1 166726 L.PTR 166630 P101B = 175612 P100C = 015776 ROMORG = 1660000 R3 = %000007 START V140PC = 172000	CHECK3 166466 DOCHAR 166110 GETNP 166366 GET8P 166152 GET83 166232 JMPDIS = 1600000 L.ADR = %000001 L.CKSM = %000003 L.LD2 166532 MAJOR 166532 P10IC = 015772 P100S = 175614 R0 = %000000 R4 = %0000000 R4 = %00000000000000000000000000000000000
WORK2	= %0000004	. = 166774		




Figure D-1 Communications Bootstrap Loader Diagram

## APPENDIX E SCROLLING ROM BOOTSTRAP LOADER PROGRAM - GT42

SCROLLING ROS	4 BOOTSTRAP FOR THE DEFINITION SECTI		622(622)=1 26=JUN=73 16111	PAGE 1-1
56.				
57 58 59	•	1	REGISTER DEF	
6Ø 61				
62			0.10-6.0551.045	
63 64		; ;	BASIC DEFINITIONS	
65		•	***	
66	200000		RØ=%#	DEFINE STANDARD VALUES.
67 68	ଟ୍ଡ୍ଟ୍ଡ୍ଟ୍ ଅନ୍ଥ୍ୟ		R1=%1	And the children and and
69	0000C2		R2=%2	
7Ø 71	000003 000004		R3#X3 R4#X4	
72	000000		R5=%5	
73	000006		SP=%6 PC=%7	
74 75	000007		- Carr	
76		•	•	
77 78		1	GT40 DEFINTIONS	
79		j		
8Ø				
81 82	000000		CHARARD	CONTAINS THE INPUT CHARACTER
83	000001		POINTRER1	POINTS TO NEXT INSERTION BYTE IN DISPLAY BUFFER CHARACTER COUNTER FOR THE "TAB" FEATURE.
84 85	4 <b>44442</b> 8 <b>4643</b>		TABCNT#R2 SCAN#R3	JGENERALLY CONTAINS A POINTER WHICH
86	NBOB (Q			IS USED WHEN SCANNING MEMORY FOR SOMETHING.
87 88	292024		HOLD=R4	ITYPICALLY A TEMPORARY WHICH IS USED TO RETAIN  14 VALUE FOR A SHORT TIME:
89	ABBBB5		COUNTRER5	STYPICALLY USED AS A COUNTER,
90				
91 92				
93				
94 95		3	LOADER DEFINITIONS	
96		i		
97				
98 99				
100				
101 102	ମ୍ <b>୬</b> ୭୭୭		L.BYT=CHAR	CHARACTER INPUT FOR THE LOADER.
103	0 <b>909</b> 91		L,ADR#POINTR	CURRENT MEMORY ADDRESS TO BE LOADED.
104	000002		L.BC=TABCNT L.CKSM=COUNTR	INUMBER OF DATA ITEMS TO LOAD: ICHECKSUM ON THE INPUT DATA:
105 106	000005 000003		INDEX=SCAN	INDICATES HOW TO ASSEMBLE THE 8 BIT CHARACTER!
107				
108				

B00T.T15	ROM BOOTSTRAP FOR THE GT40 DEFINITION SECTION	MACOLX	622(622)-1 26-JUN-73 16111	PAGE 1-2
110 111 112 113 114		1	₹	M DEFINITIONS
115 116				
117	166000		ORIGIN=166000	JORIGIN OF THE BOOTSTRAP.
118 119 120 121 122	175610 175612 175614 175616		DL11!S=175610 DL11!B=DL11!S+2 DL110S=DL11!B+2 DL110B=DL110S+2	JINPUT STATUS REGISTER OF BL11 JINPUT CHARACTER FROM DL11 JOUTPUT STATUS OF THE DL11 JOUTPUT CHARACTER TO THE DL11
123 124 125	177560 177562		KBDIS=177560 KBDIB=KBDIS+2	JKEYBOARD INPUT STATUS JCURRENT CHARACTER FROM KEYBOARD,
126 127 128 129	172000 172002		GT40PC=172000 GT40SR=GT40PC+2	JGT40 PROGRAM COUNTER, JGT40 STATUS REGISTER ADDRESS,
130 131 132 133 134 135	ตชายชช หมาชคช หมาชาก ชชพพ ๓๖ ๓ ๓ ๓ ๓ ๓ ๗ ๗ ๗ ๗ ๗ ๗ ๗ ๗ ๗ ๗ ๗ ๗ ๗ ๗ ๗		BSTART=1000 BLIMIT=7000 TMPEND=7776 CORSTR=4 JMPAND=BLIMIT+10. NUMLIN=32.	ISTART OF THE DISPLAY BUFFER ;APPROXIMATE END OF THE DISPLAY BUFFER, ;LOCATION OF INITIALIZATION STACK, ;LOCATION OF PDP=11 TRAP VECTOR, ;WHERE THE POINTER IS TO FIRST CHAR ON SCREEN ;NUMBER OF LINES ON TEXT TO SHOW ON THE SCREEN
137 138 139	005015 000175		CRLF=5015 ALTMOD=175	CARRIAGE RETURN - LINE PEED THE "KEY" CHARACTER LI,E, ALTHODED.
140 141 142 143	160000 173000		DISJMP=160000 DISTOP=173000	ITHE GT40 JMP INSTRUCTION ITHE GT40 STOP DISPLAY INSTRUCTION,
144 145 146 147 148				
149 150 151 152				
153 154 155 156 157				
158 159 162				
161			SBITL INITIALIZATION AND	RESTART COUR

```
SCROLLING ROM BOOTSTRAP FOR THE GT40 MACY11.624 16-JUL-73 10:04 PAGE 1-3
               INITIALIZATION AND RESTART CODE
BOOT . 716
   163
  164
   165
                                                      GT42 BOOTSTRAP CODE
   166
   167
   168
   169
   171
   171
   172
                                                                             IDEFINE ORIGIN OF THE BOOTSTRAP.
                                               .=ORIGIN
   173
               166020
   174
   175
   176
   177
   1.78
   179
                                                      COLD INITIALIZATION CODE
   187
                                      ;
                                                      ----
   181
   122
   183
   184
                                                                             IRESET ALL HARDWARE NOW.
                                       START! RESET
   185 166220 022005
                                                                             INITIALIZE DL-11 INPUT NOW.
       166022 812737 000007 175610
                                              510 V
                                                      #7.DL11IS
   126
                                                                             IA GOOD TEMPORARY STACK
       156612 912706 007776
                                              ::0 V
                                                      #TMPEND.SP
   187
                                                                      ISET BREAK BIT
                                              LNC
                                                      DL110S
       166614 965237 175614
   188
                                              JSR
                                                                             IFOR 2 CHARACTER TIMES
                                                      SCAN, OUTLIT
       165022 004337 166652
   199
                                                                             ISNED TWO ZERO'S
                                              .worn Ø
   170
       165024 600000
   191
                                                                             IGET ADDRESS OF BAD CORE TRAP VECTOR!
                                              MOV
                                                      #CORSTR.SCAN
   192 106026 212703 000044
                                                                             IAND INSERT A POINTER TO US THERE.
                                              MOV
                                                      #NOTHERE, (SCAN)+
   193
      166032 912723 166042
   194
                                                                             INOW CLEAR ALL OF MEMORY BEYOND THE POINTER.
                                       ENDOOR! CLR
                                                      (SCAN)+
   195 166236 005023
                                                                             JUNTIL WE RUN OUT OF MEMORY AND TRAP.
                                                      ENDCOR
      165240 009776
                                              5Ř
   196
   197
   198
   199 166242 005743
                                      NOTHER! IST
                                                      -(SCAN)
                                                                             JWHEN WE TRAP OUT, WE COME HERE.
                                                                             IWE BACK UP POINTER TO GOOD CORE.
   200
                                                                             INOTE THAT IF WE TRAP OUT AGAIN, IT
   201
                                                                             IIS STILL OK, BECAUSE WE WILL LOOP
   2:12
                                                                             JUNTIL WE GET A GOOD CORE ADDRESS.
   203
                                                                             I WHEN WE GET ONE, THAT IS LAST LOCATION
                                              MOV
                                                      SCAN, SP
   204 166044 810386
                                                                             IN THE MACHINE, AND HENCE OUR SP.
   205
                                                                             ISEE IF BREAK IS DONE
                                                      011108
                                              TSTR
                                      151
       165245 105737 175614
   276
                                                                             INO GO BACK
                                              RPL
                                                      15
   207
       166052 100375
                                                                             ICLEAR BREAK BIT
                                              CLR
                                                      DL1108
      166254 205037 175614
   2018
   299
   210
   211
   212
   213
   214
                                                      RESTART INITIALIZATION CODE WHEN COMMUNICATIONS IS WORKING.
   215
   216
```

SCWOLLING ROM BOORFITRAW FOR THE GT40 MACDLX 622(622)-1 26-JUN-73 16:11 PAGE 1-4 Root, #15 in | Tial, Zation and Restart Code

<b>N</b> 80						
166868	452786	977760	RESTRI	SIB	** TMPEND, SP	JFORCE THE SP TO LIMIT OF EXISTING CORE,
3 166864 166878	312793	756778 363348		> > 0 0 > >	#BLIXIT+NUMLIN+NUMLIN,S #NUMLIN,TABCNT	#BLIMIT-NUMLIN*NUMLIN,SCAN JNOW WE WILL FILL THE KEY AREAS OF THE #NUMLIN,TABONT IDISPLAY BUFFER WITH INITIAL CR-LF'S;
166074 166130 166130	912723 985332 983374	805015	SETLP11	R G C C C C C C C C C C C C C C C C C C	#CRLF (SCAN) + TABCNT SETLP1	IINSERT A CRLF NOW, JAND LOOP UNTIL DONE, ITHUS DISPLAY CORE IS ALMOST CORRECT,
166184 3	A127@3	166432		Σ Ο >	*SETUP, SCAN	JNOW WE WILL INITALIZE CORE FOR THE JOISPLAY, PICK UP POINTER TO LIST.
5 16611W 5 16611Z 7 166114	012332 931495 912391		SETLP21	2 & 2 O M O S Q S	(SCAN)+,TABCNT SETOUN (SCAN)+,POINTR	JOET NUMBER OF ITSHS TO INSERT, JIF ZERO, WE ARE DONE, JRICK UP FIRST CORS ADDRESS POINTER,
Z38 Z39 166116 Z40 166126 Z41 166122 Z42 166124	912321 885382 883375 88375		SETLP31	2008 2008 2009 2009	(SCAN)+, (POINTR)+ TABCAT SETLPS SETLP2	JMOVE OVER A DATA ITEM NOW, JALL DONE? INOPE, MOVE OVER THE NEXT, JYES, GET NEXT MAJOR LIST TO INSERT,
4 4 5 166126 7	312741	226776	SETDUNI	) O	#BLIMIT-2,POINTR	FESTABLISH THE BUFFER POINTER NOW
~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~						
410.00				SBT	VTØ5 SIMULATOR	

PAGE 1-5	PORTION OF THE BOOTSTRAP	JGET A CHARACTER NOW " JIS IT OUT OF RANGE? JYEN, GET ANDTHER ONE, JYEN, GET ANDTHER ONE, JYES, IT 'S A NORMAL PRINTING CHARACTER JMOVE IT OVER SO WE CAN PLEY WITH IT, JBIAS SO THAT BELL [7] IS RENO, JIF CHARACTER IS LESS THEN BELL OW JGREATER THEN CR, THEN IGNORE, JIF GOOD, MAKE IT WOR? INDEX, JAND GO TO THE CORRECT ROUTINE,	J78BELL J10#RACKSPACE J11#TAB J12#LINE FERT (LF) J13#VERT (GACTAB (VT) J14#PORM FERT (FF)	TAB POSITION ON A CR. AND HROUGH TO INSERT THE CHARACTION OF THE PHENETER		10N A TAB, INSEKT BLANKS UNTIL THE INEXT CHARACTER POSITION IS A MULTIPLE 10F 8. 1ARE WE DONE YET? 1NOPE.	THE LOW BYTE OF	JRING BELL -VRITE IN GT405R
-1 26-JUN-73 16:11	VTØS (SCROLLING) POF	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	8 E E L L L L L L L L L L L L L L L L L	ŭ	7	# # # # # # # # # # # # # # # # # # #	(PC),COUNTR FFLOOP	61468R 8X1058
		A P B G C C C C C C C C C C C C C C C C C C	00 00 00 00 00 00 00 00 00 00 00 00	₹.	α D ω Ζ α ⊃ ⇔ œ	S S S F M S S S S S S F M S S S F M S S F M S S F M S S F M S S S S	Σ 80 Ο 0. Σ	n Ta a
× TOD™ X		x H H H H		С Ж	ZORMAL.	A 69	* L >	BELLI
6140								
FOR THE		106554 996554 99969 99969 99969		7777	166358	363648 166358 668697		172002
BOOTSTRAP VTØ5 SI		5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	27.3	204737 202732 202732 202744	112766 665232 632732 631373	111705	885837 388726
R M		00000000000000000000000000000000000000	11111111111111111111111111111111111111	166296	166212 166216 166228	1666 1666 1666 1666 1666 1666 1666 166	166244	166250 166254
SCROLLIN BOOT, T15	m 666666	00000000000000000000000000000000000000	> L < < < < < < < < > < < < < < < < < <	40 40 co co co	000000	ତ ତ ବ ବ ବ ବ ବ ବ	こうしゅうりゃ	+ -+ -+

# NUMLIN, COUNTR # NUMLIN, COUNTR # NYTCHAR  COU
NS N

419 420

```
367
368
369
     166424 #12737 ##1000 172000 GTBUSE! MOV
                                                                             ION A BUS ERROR. WE MERELY RESTART THE GT40 AT
                                                     #BSTART, GT40PC
370
371
                                                                              ITHE RTI FOR THIS ROUTING
372
                                                                             IIS THE FIRST WORD OF THE TABLE
373
                                                                              JBELOW-IT SAVES A WORD!
374
375
376
377
378
379
38ø
381
382
383
384
385
                                                             INITIALIZATION TABLE FOR THE SCROLLER
                                     1
386
                                     1
387
388
339
390 166432 0000002
                                     SETUPI .WORD
                                                                             IINITIALIZE 2 WORDS, -- ALSO RTI FROM ABOVE
                                                     2
                                             , WORD
391 166434 300330
                                                     330
                                                                             ISTARTING AT LOCATION 33P
                                                                             IFIRST WORD IS POINTER TO BUS ERROR ROUTINE.
392 166436 166424
                                             WORD
                                                     GTBUSE
393 166440 000200
                                             . WORD
                                                                             ISECOND WORD IS NEW STATUS WORD ON INTERUPT.
                                                     200
394
395
    166442 000007
                                             WORD
                                                                             IINITIALIZE THE END OF THE BUFFER TO
396 166444 696776
                                             , WORD
                                                     BLIMIT=2
                                                                             IA CLEAR SPACE TO INSERT THE CHARACTER.
                                                                             ITHIS IS THE "RUNNING" START, THIS IS
397
    166446 500000
                                             WORD
                                                                             IFOLLOWED BY A DISJMP TO DUR HEADER BLOCK
                                             WORD
                                                     DISJMP, HEADER
398 166450 160002
                     166474
                                                                             JAND THEN A SISJMP TO THE START OF THE BUFFER
                                             WORn
399 166454 160000 001000
                                                     TISUMP BSTART
                                                     SISJMP.BLIMIT-NUMLIN-NUMLIN
                                                                                     JAND A DISJMP TO THE FIRST CHAR ON SCREE
420 166460 163032
                    306700
                                             WORD
481
402
                                             .WORD
                                                                             JFINALLY START THE GT40 GOING AT
    166464 4000011
                                                     GT40PC
423 166466 172930
                                             WORn
                                                                             ITHE POSITION INSTRUCTION IN THE
                                             WORD
                                                                             THEADER BLOCK.
404 166470 166474
                                                     HEADER
405
476 166472 900000
                                             . WORD
                                                                             JEND OF INIT CODE
427
408
                                                     HEADER BLOCK FOR THE SCROLLER
400
410 166474 103334
                                     HEADER! WORD
                                                     103534
                                                                             JENABL CHAR HODE, BLINKING
411 166476 388177
                                             .WORD
                                                     177
                                                                             IA BLINKING ROX-RUB OUT!
                                             WORD
412 166500
                                                                             IGO TO POINT MODE
             116124
                                                     116124
                                             , WORD
413 166572 171340
                                                                             ILOAD STATUS REGISTER
                                                     171340
                                             WORN
                                                                             IPOINT TO UPPER _EFT
414 166504 000000
                    P$1352
                                                     2,1352
                                             WORD
415 166510 103324
                                                     103324
                                                                             IBACK TO CHAP HODE
416 166512 162030 607010
                                             , WORD
                                                     DISUMP, JMPADD=2
                                                                             JAND TO THE CHANCING JMP INST.
417
418
```

SBITL COMMUNICATIONS AND MISC. SUPPORT ROUTINES

SCROLLING ROM BOOTSTRAP FOR THE GT40. MACDLX 622(622)+1 26-JUN+73 16111 PAGE 1+9 BOOT.T15 COMMUNICATIONS AND MISC, SUPPORT ROUTINES

HANDLING ROUTINES		CCHECK THE HOST INPUT STATUS, HOST DID NOT SEND ANYTHING, YET, HOST SENT US A CHARACTER, PROCESS IT, REENABLE THE HOST TELECOMMUNICATIONS, MAKE CHARACTER LUGT SEVEN BITS, IT NULL, IGNORE I,	JOID USER TYPE A CHARACTER? JNO, GO BACK AND CHECK HOST MACHINE JMOVE THE CHARACTER TO THE HOST. JAND CHECK AGAIN FOR INPUT.	3 F I I I I I I I I I I I I I I I I I I	JGET A CHARACTER FROM THE MOST NOW.  JIS IT AN "ALTMODE" JNO' EXIT NOW.	IYES, GET ANOTHER ONE NOW, IIS IT AN "L" IYES, START LOADING NOW, IIS IT AN "R" INO, IGNORE THE ALTMODE AND JUST RETURN THE CHAR	IYES, RESEQ, STOP DISPLAY BY INSERTING & "DISTOP, INSTRUCTION IN THE BUFFER, AND RESTACO.
GOMMUNICATIONS	THE OL-11 HANDLER	CL111S CE 40L1 CL1118,CHAR 47.0L111S #7200,CHAR CE 40L	KBDIS. GETOL KB018.0L1108 GETOL	THE "GET CHARACTER" R	PC.GETUL CHAR,#ALTMOD GETEXT	PCC C C C C C C C C C C C C C C C C C C	#DISTOP, JMPADD#2 RESTRT
		F B F F B F F F F F F F F F F F F F F F	© 3 ∀ 4 0 α ⊢ 3 > ∀ 6 0 α		S E S S S S S S S S S S S S S S S S S S	20000 WEMES KIGITH	> 0 X
· · · · · · · · · · · · · · · · · · ·		GETDL:	GETOL1:		GETCHRI		PRESTR
		175610	175616				907010
		175618 175612 238887 177688	177560		166516 303175	166516 000114 000122	173000 166060
		10000000000000000000000000000000000000	105737 100361 113737 300755		284737 229827 201825	#84737 # 29827 #81581   28827	012737 1 20137
		444444 666666 666666 6666666 66666666 666666	011 001 001 000 000 000 000 000 000 000		166564 166578 166574	166576 1666576 166652 166610 166614	166616 166624
44444444 ИИИИИИИИИИИ РФФ ЧИМ 4 И Ф	44444 NWW44 V@W@H	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	4 4 4 4 4 4 4 4 4 ស ស ស ស ស ស ស ស ស Ø ។ ហ ស  4 ស o ৮ α	4 4 4 4 4 5 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	4 4 4 4 0 0 6 0 4 10 0 V	B t t 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	144444 / V V V V V W 4 N O V W O Ø

```
SCROLLING ROM BOOTSTRAP FOR THE GT40 MACDLX 522(622)-1 26-JUN-73 16:11 PAGE 1-10
                COMMUNICATIONS AND MISC. SUPPORT ROUTINES
                                                        THE "GET A SIX BIT CHARACTER" ROUTINE
   482
                                        ţ
   483
   484
   485
   486
                                                        PC. GETCHR
                                                                               JGET A CHARACTER NOW,
       166630 004737 166564
                                        GETSIXI JSR
   487
                                                CMP
                                                        CHAR.#40
                                                                                IIS IT A LEGAL PRINTING CHARACTER?
   488
       166634 220027
                       900040
                                                        BAD
                                                BLT
                                                                                INOPE, ABORT
   489
       166640
              202517
       166642 620027 090137
                                                CMP
                                                        CHAR, #137
                                                                                JIY'S BIG ENOUGH, IS IT TOO BIG?
   490
                                                        _.BAD
                                                                                IYEP, ABORT.
                                                BGT
   491
       166646 933114
   492
                                        GETEXT! RTS
                                                                                IRETURN TO THE CALLER.
   493
       166650 230207
   494
   495
                                                        THIS OUTPUTS TWO CHARACTERS VIA
   496
                                                        JSR SCAN, OUTLIT
   497
                                                        TWO CHARACTERS'
   498
   499
                                       OUTLITE MOVE
                                                        (SCAN)+,DL110B
       166652 112337 175616
   500
                                                MOVB
                                                        (SCAN)+,DL110B
                                                                               JOOUBLE BUFFERFO
       166656 112337 175616
   501
                                                                                IRETURN
                                                RTS
                                                        SCAN
   502 166662 200203
   503
   504
   505
   506
   507
   508
   509
                                                        THE "GET AN EIGHT BIT CHARACTER" ROUTINE
   51Ø
   511
  512
   513
   514
                                                                        THIS ROUT NE DIFFERS FROM THE PREVIOUS ROUTINES
                                        į
   515
                                                                IN THAT IT WILL TAKE SIX BIT CHARACTERS AND ASSEMBLE
   516
                                                                THEM FOR THE LOADER TO USE, NOTE THAT FROM THIS POINT
   517
                                                                ON WE WILL SWITCH TO THE LOADER DEFINITIONS OF THE
   518
                                                                REGISTERS, THUS THE CHARACTER IS RETURNED IN
   519
                                                                REGISTER "L. BYT" RATHER THAN CHAR ITHOUGH PHEY ARE
   520
                                                                PHYSICALLY THE SAME).
   521
  522
   523
   524
       166664 304737 166630
                                        GETOI
                                                JSR
                                                        PC GETSIX
                                                                                IGET A SIXBIT CHARACTER.
   525
                                                        (INDEX)+
       166670 013046
                                                MOV
                                                                                ISAVE I TON THE STACK.
   526
                                                TST
                                                                                JUPDATE INDEX TO NEXT ITEM (ALL ARE #2)
       166672 125723
   527
                                                JMP
                                                        -ET8TB=2(INDEX)
                                                                                IAND DISPATCH ACCORDING TO THE INDEX.
   528 166674 000163 166676
   529
                                                                                IINDEX=2: ASSEMBLE FIRST CHAR
                                        GETOTBI BR
                                                        GET81
   530 166700 000404
                                                                                IINDEX#4: ASSEMBLE SECOND CHAR
                                                        GET82
   531 166702 303416
                                                                                IINDEX#61 ASSEMBLE THIRD AND LAST CHAR
   532 166704 000432
                                                        GET83
                                                                                IINDEX=8: RESET INDEX TO 0 [2] AND RETRY.
   533
```

MAĞOLX 622(622)-1 3. Süpport Routines
SCROLLING ROW BOUTSTRAP FOR THE GT40 MACOLX 522(622)-1 ROGO, T15 COMMUNICATIONS AND MISC, SUPPORT ROUTINES
SCROLLING POW ROOD, T15

166712 864737 1 166716 613884 166728 886388 166722 886388	ଜଣଗଡମ2	GET841	> 0	#2, INDEX	THE TOURTH (NORK IS THE SAME AS THE PIRSH Tander, that beat it and tall through.
66712 464737 66716 613884 66728 886368 66722 886368			•		
56716 61300 66720 30630 66722 30630	166630	GET811	S. S.	×	-
66720 20630 66722 20639			> . V	L'BYT, HOLD	TAND TANDON AND THE POR NEXT COLD BY TO ONE
66722 20630			יין מעל	⊢ K 0 C - L	こう かっぱつ こうりこう こうしょく まらくに ようどう マール・コード・コード・コード・コード・コード・コード・コード・コード・コード・コード
C. C				  	THE LO SHOW CIP FINE LITTLE
06724 1566F			1 0	- C - C - C - C - C - C - C - C - C - C	XIS BIT ILES GULDVOYED LEG XIS SUZ
56720 12011			¥	· · ·	MATE NO CONTRACTOR LINE SCOOL OF
66730 10630			4	- C - C - C - C - C - C - C - C - C - C	OF BANKEY AND AND THE STATE OF
66732 18611			. >		THE PROPERTY OF THE PROPERTY O
66734 B1269			> V	-	AAND TIEN WE SEAL BRICKS TO HAM.
9799 05/90					
01700 8117		108770	184	>0.	ATED F
7007S 34/00		30 - 30	J - 0	- • - > - 1-	ARAHO RUCIA
06742 SB0088			1		TUT PRESENT
10001					
56746 1001E					
56750 12632			ASTR	- B -	
66752 10619			ROLB	וב	
66754 19637			A S F B		) )
66756 1961 V			R01.8	HOLD	SANSER A TELEDO
66760 19630			ASLB	٦,84	JONE MORE TO GO
166762 106104			ROLB	נסונם	LOONE
66764 11040			> O.	HOLD, L, BYT	1
66766 01263			×0.×	5	JAND REMEMBER THE LAST ONARACIEN WE MEDELVED
64770 09020			RTS	ပ္	JAND RETURN TO THE CALLEM.
01400 0000		T M M L L L L	č	Œ	TNAL CHARACTER IS EASY.
2T000 7//00		-	a 2 3 3 3	α	TMPLS MERGER OF LEFT TWO
06774 1E012				۵ _	STEE XIS LEGIC THEE WILL AV ALIOTYPE
66776 2600			200	_3 C	
67330 13603			n 2 :	no.	
67892 MB686			ב ס		
67004 106			ROR B	- B	F AXE DONE.
67806 MO572			181	Ω.	TAPLEY TEXOS AND
0005°			R I S	ບ	NO RETURN TO THE CALLER
•					
		-			
7					

AGE 1 + 12							
1 0 1 1 0 1							
8 F F Z D D F 9 Z						£	L LOAUTH
MACDLX 622(622)+1 Support Routines							SBITE THE LUADER
GT40 NO MISC							
SCROLLING ROM BOOTSTRAP FOR THE GT40 MACDLX 622(622)+1 26+JUN+73 16+11 AGE 1-12 Boot,715 communications no misc, support routines							
SCROLLING BOOT, 715	589	500	591	265	593	594	595

97								
08								
99 300					,		THE LOADER	•
21					1			
€2								
23								
964 995								
06	167012	J12737	173000	007010	LOADER	моч	#DISTOP: JMPADO=2	ISTOP THE GT40 BY INSERTING A "DISTOP" IN THE
07								ADDOCT THE A DAM ACCOMDISE TO SHE FIRES BULL
	167020	605003				CLR	INDEX	IRESET THE 8 BIT ASSEMBLER TO THE FIRST CHAR
29								
10	167022	A@5@05			L.L021	CLR	L.CKSM	ICLEAR THE CHECKSUM
	167024	£84737	167114			JŠR	PC.L.PTR	JGËT A BYTË NOW,
13	167030	135300				DECB	L.BYT	IIS IT A ONE (HEADER)?
1.4	167032	#Ø1373				BNE	L'FD5	INO, WAIT FOR THE ONE,
15	167074	284737	167114			JSR	PC.L.PTR	LYES. SKIP OVER THE NEXT CHARACTER NOW.
17	10/834	264/9/	74,774					
	167040	PØ4737	167126			JSR	PC:L.GWRD	JASSEMBLE A WORD NOW.
	167044	010002				MOV	L.BYT.L.BC	MOVE OVER TO THE COUNTER!
	167046	162702	000004			SUB	#4.L.BC	JREDUCE TO ACTUAL DATA COUNT. JANY DATA AT ALL?
-	167052	922792	900b72			CMP Beo	#2,L,BC	INO, MUST BE END
	167056	201433 904737	167126			JSR	L.JMP PC.L.GWRD	LYES, ASSEMBLE A DATA WORD NOW,
	167060 167064		10/120			MOV	L.BYT.L.ADR	IAND THIS MUST BE THE FIRST ADDRESS.
25	10/201	Trbra					G ( m ) · · · · · · · · · · · · · · · · · ·	
26								LOSS A DUSK OF DASA HALL
	167066	234737	167114		L.LD31	JSR	PC.L.PTR	IGET A BYTE OF DATA NOW. IALL DONE?
	167072	002006				BGE TSTB	L,LD4 L.CKSM	TYEP, COUNTER IS MINUS, CHECK CHECKSUM.
	167074 167076	105705 301751				BEQ	L.LD2	CHECKSUM GOOD, GET NEXT COMMAND.
31	+0/0/0	98+/3+						
32								
33	167100	304337	166652		L.BAD!	JSR		BAD LOAD INFORM HOST
	167104	175	1∛2			BYTE	ALTMOD, 18	JSEND ALTMODE B JAND RESTART THE DISPLAY.
-	167106	0 <b>00646</b>				BR	PRESTRT	JANU RESTART THE DISTERT
36								
	167110	110021			L.LU41	MOVB	L.BYT. (L.ADR)+	JINSERT BYTE INTO MEMORY.
	167112					BR	L,L03	JAND GET THE NEXT BYTE.
40								
41								
42	469441	444777	166644		L.PTR:	JSR	PC.GET8	JASSEMBLE AN B BIT CHARACTER NOW.
	167120	994737 069095	166664		Farina	ADD	L.BYT.L.CKSM	SUPPLATE THE CHECKSUM NOW.
	167122					DEC	LBC	DECREMENT THE CHARACTER COUNTER.
46	167124	-				RTS	PC	SAND RETURN TO THE CALLER NOW:
47								
48								
49	4 / 5 / 5 /		467444		. Caob.	165	nC   050	JASSEMBLE A WORD, FIRST GET A CHARACTER
50	167126	334737	10/114		L.GWRD!	724	PC:L:PTR	тиорепьйс в макат тем померы в опискатец

1	Ī	٦
	•	
•		4

SCROLLING ROM BOOTSTRAP BOOT. 115 THE LOA		622(622)=1 26=JUN=73 16:11	PAGE 1-14
651 167132 010046 652 167134 034737 653 167140 000300 654 167142 252600 655 167144 000207 656 657	167114	MOV L,BYT,=(SP) JSR PC;L,PTR SWAB L,BYT BIS (SP)+,L,BYT RTS PC	JAND SAVE IT. JAND THEN GET ANDTHER ONE, JAND THEN REASSEMBLE THE MESS, JWITH THE FEARSOME POWER OF THE 11, JAND RETURN TO THE CALLER,
659 660 167146 004737 661 167152 510046 662 167154 004737 663 167160 105705 664 167162 001346	167126 L.JMPI 167114	JSH PC:L:GWRD MOV L:BYT:=(SP) JSR PC:L:PTR TSTB L:CKSM BNE L:BAD	IALL DONE WITH THE LOAD, ASSEMBLE THE STARTING ADDRESS NOW, JAND DON'T FORGET TO CHECKSUM IT, JA BAD CHECKSUM, ALL IS EVIL.
665 666 167164 MØ4337 667 16717Ø 175 668	166652 107	JSR SCAN, OUTLIT ,BYTE ALTMOD, IG	JGOOD CHKSUM, INFORM HOST JWITH ALTHOD G
669 167172 232716 670 167176 201401 671	0500c1	BIT #1,(SP) BEG L,JMP1	JOO WE WANT TO START EXECUTION? JYES, AMAY WE GO.
672 167200 0000000 673 674 167202 000136 675 676 677 678 679 680 681 632 683 684 685 636	L.HALTI L.JMP1:		JIF GO: THEN GO ALREADY, WHEEEE!

11 AGE15	THIS IS GTAW GUICK TEST JOIVES GUICK VISUAL TEST JOF CONDITION OF MACHINE JWITHOUT READING IN DIAG.											JBRIGHTEST														,						LOAD GRAPH INDE		SOFOR Y FURNISHED	FIR SOUTH HILL	2	< > -	aOd LIB S
16111	<u>-</u>																																					
26+JUN-73																																						
MACDLX 622(622		CHAR HIMBORD Shortvale4602	LONGVELLOBOR	GRAPHX 1120000	CRAPHY = 1 N 4 6 8 9	o£LATV≣130000	INTORZOBO	INT1=Z200	1 N 1 N 1 N 1 N 1 N 1 N 1 N 1 N 1 N 1 N	1 N 1 4 8 8 8 8	1 N 1 5 1 3 2 5 5	N   O   N			7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7	BLKONBOD	40012		LINES#6	LINES#7	0.1Mp = 1.68888	DNOP = 164888	STATSARIZODOO	DST0P#173400	LPLITERSOD	LPDARK=200	1 T A L 0 = 40		* 202		STATSB#174000	INCRADOR	20004 HX HX HX	MAXX81//	MINUSX#20000	X S D N I W II X II X II X II X II X II X II	3 A X U X H X D S S X X X X X X X X X X X X X X X X	MINSUK#188
GT 4 12																																						
ROM BOOTSTRAP FOR THE THE LOADER		166666	-	40	2	M	8	8	5. 5	. 30	62	2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		9109	4 C 5 C 5 C 5 C 5 C	000000000000000000000000000000000000000	₹.	. O	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	62	8	. 2	173000	73	- 53	989299	00	9	ŝ		174300	6	6 4	<b>6</b>	) (S	2	$\vec{c}$	000077 000100
SCROLLING BOOT, 715	0 0 0 0 0 0 0 0 4 0 0 4	0.0	0.0	ᢀ	<b>C</b>	3 C	. 0	5.	ુ દ	. 0	6	2 -	f 🕶 i	<b>~</b> •	-1 +	4 +4	*1 *	+ +	+ ++	S	CVC	10	10	Nº 6	20	10	2	M) (	M) M	7.3	m m	P3	m	mr	) A	4	4.	<b>V</b> V

JORAW LINE TO RIGH IDRAW LINE TO LEFT POINT--INVISIBLE JORAW BOTTOM LINE ISTART THE GT48 JAND WAIT JORAW TOP LINE AGE 1-16 MACDLX 622(622)=1 26=JUN=73 16111 #FILED, GT 4 MPC LONGV!INT6!LINE3 INTX MAXY LONGV: INTØ!L INEØ INTX: MAXX LONGVIINTZILINE1 INTX LONGVIINT4:LINE2 INTX:MINUSX:MAXX POINT! BLKOFF MINUSX: MAXY AAX 7 4 ₹ 0 2 8 1 2 8 1 E W C FILEDI 612737 167214 172000 000001 SCWOLLING ROM BOOTSTRAP FOR THE GT40 BOOT. 115 114028 200030 001377 112004 041777 000000 113336 361777 283888 040000 001377 040000 021377 113427 112405 167204 167214 167216 167220 167222 167224 167226 167238 167232 167234 167244 167246 167258 167236 167240 167242 

* * * * * * * * * * * * * * * * * * *	JTRY GRAPH MODES
POINT 1400 500 RELATV!INT4!BLKON 57677 7777	POINT 480 180 STATSBIINCR+20 1000 280
167300 114000 167302 001400 167304 000500 167306 133030 167312 057677 167314 07777 167316 05777	

\*\*X+ \* X \* \* > I X I >+X = -

SHORTV: INT1 57677 SHORTV: INT3 77677 SHORTV: INT5

SHORTV: INT7 57777

2)-1 26-JUN+73 16111 PAGE 2	LOOM	D READER ADDR	READER ADMRESS		#160000,R1 ISET MEMORY CHECK LIMITS		1 R3	PRESET TRAP ADDRESS IN LOG. 4		27.05		DEVILOR DESCRIPTION OF DEVICE POR EXCREMINATION OF DEVICE PARTICLE AND DEVICE PARTICLE PARTIC	THE POST OF THE PO	STATE OF CHANGE STATES OF	TO MEN CHARACEN SATUR ACORE					SR4		Maccon Var of the Vital State of			LEOD DIA PON	•	TARAMET DOSE	A(RR)		TOTAL TO NOT CLANGE THE ON	CHARLE COPTO LO		
MACDLX 622(622)-1	PAPER TABE B	LSB2177550	LSR=177560	-0RIGIN+1402	VOM - FOCATA	NOM	۸ ۳	>0 W		0EV11 MOV	TST	₩ 3 Œ 3	> : E :	20 (	YOM:		⊃: m:		LOOP HOO	O Z	E S I		800	200	m E U	SEN FE	INCH	Σ. Σ.		DEVICE AUDRESSES		יייי אוריייייייייייייייייייייייייייייייי	:
BOOTSTRAP FOR THE GT42 THE LOADER:			17756	167463	210701	112752	١.	G	٠	12	•	-	119712	Č.			2		¢	G		190376	#1	705211	₩.	8.		Š.				17/506	
SCROLLING ROM ROOT, 115	8 8 4 8 4 8 4 8 4 8 4 8 4 8 4 8 8 8 8 8	80 a 50 m	8 0 50 50 50 50 50 50 50 50 50 50 50 50 50	80 c	55	4/01 78	8 167410	59 1674	50 1674	61 1674	62 1674	63 1674	64 1674	65 1674	66 1674	67	68 1674	69 1674	72 1674	71 1674	72 1674	373 167452	74 1674	75 1674	76 1674	77 1674	78 1674	79 1674	83	881	82	483 167474	84 10747

161			CALCIDER SOLVEN COS TONION THEFT			a Z	υ	TRI HOLDS DOR, OF COMMANO TABLE		:TEST BITS		COMMAND TEOR TABLE TO THOS	THE COURT TO COOK SEO. TOOK SHEET	THE THE PARTY OF T	SCOOL TIL SOMETHING COMES UP	SADVANCE MEMORY POINTER	THE MINUS! THY NEXT COMMAND	SPEAD DATA INTO MEMORY	FIRST BYOE READ SHOULD BE 1240	FIF O K. GO READ ANDTHEW BYTE	HALT ON ARUGA	PRESTART ON CONTINUE		NOKK WOLK WOLK WOLK WOLK WOLK WOLK WOLK W	TALL ON ERROR			F P	ò .		'n	1,8YTE 2241 READ+1185+8,0.TABLE	ARE FILLER WORDS	ŝ	
11 261JUN#73					#TACS.RD	(88)		#TABLE . , R1	#375,R2	(R1)+,R3		(R1)+, (R0)	1000 1000 1000 1000 1000 1000 1000 100	R3, (RØ)	LOOP2	P.2	L00P1	2(RØ)1(R2)	R3,0#0	L00P2		R S		(88)	STOP	S C		1/04%	3.	717	40004	1	0,0	TABOOT	340
MACDLX 622(62)			TACS=177500	*ORIGIN*1580	TABOOT! MOV	CLR	RES1 MOV	ADD	>01	MOVB		LOOP1; MOVE	Σ	LOOP21 SITE	3 8 8	INCB	I WE	P>OW	B M M M M		STOP : HALT	<b>0</b> 6		1 - NOC	æ Σ n ι	<b>-</b>		Tag. Jew.	6 7		C (2)		CYON.	□ X O X	L ₩ <b>0</b> ₩
TSTRAP FOR THE GT40 TE LOADER					1775ag			ମ ଅନ୍ତର୍ଜ୍ୱ ଅନ୍ତ																									020002		-
SF			200167	167538	12700	M85010	410791	0.62701	£127@2	112113	,	112110	100413	130310	061776	1,85202	180772	116012	120337	P01767	000000	300755		C×	199774	62.		91764B		587415	•	70071	0000000	1675%	010340
80 M					675	675	675	675	675	167520		675	675	675	675	675	675	675	675	675	675	167552		6755	167556	6756		161562	i	107164	ì		6€3		161576
SCROLLIN BOOT, T15	887	<b>60</b> 60	D (0	9 6 6	890	893	89.4	80	968	897	868	668	800	901	932	933	400	9 9 9	906 906	786	886 6	6 0 6	910	911	912	913	914	915	9 10 10	717	90 C	ο Ν ο Ν ο	92.6	920	923

925						
926				; MR11=0	B BULK STORAGE PRO	DGRAM LOADER LISTING
927		167600		.=origi	N+1600	JKEEP TRACK OF ORIGIN
928 929	167600	010702		RF111	MOV PC.R2	FIXED HEAD DISK (256 KW)
	167692				BR OTHER	
931	167604	177462			177462	
	167606	8 <b>88885</b>			5	
933						THE PARTY DISCUSSION OF THE PARTY OF THE PAR
	167610			RK11:	MOV PC.R2	MOVING HEAD DISK (CARTRIDGE)
935	167612	993445			BR OTHER	
936	167614	177406			177406	
	167616	000005			5	
938						
939						
	167620	W10702		TC11:	MOV PC.R2	
	167622				BR TAPES	ANDRESS OF MORE CAME
	167624	177344			177344	; ADDRESS OF WORD COUNT
	167626	000005			5	;LAST COMMAND ;FIRST COMMAND
944	167630	004003			4003	DONE MASK
	167632				100000	ERROR MASK
946	167634	924000			24000	PERRUM MASK
947			1			
948					WOV DC DO	
	167636			TM111		
	167640	800410			BR TAPES	ADDRESS OF BYTE COUNT
	167642				172524	LAST COMMAND
	167644	662093			60003	FIRST COMMAND
		060311			60011 200	DONE MASK
	167650				100000	JERROR MASK
	167652	102000			TARRED	I EUROP HACK
956						
957	467454	040702		RP111	MOV PC.R2	MOVING HEAD DISK (PACK)
	167654			NF441	BR OTHER	Mostile property
	167656	000423			176716	
	167660	1/0/10			#121#2	
961 962						
	167662	388895		TAPES:	RESET	
	167664			IAFES	MOV R2.RA	GET THE ADDRESS OF THE BRANCH
	167666				TST (0)+	IRD TO POINT AT LAST COMMAND
	167670	012001			MOV (Ø)+,R1	GET THE WORD COUNT ADDRESS
		£Ø5311			DEC (1)	SET UP FOR ADVANCE 1 RECORD
	167674				TST (0)+	MOVE RO TO FIRST COMMAND
	167676	812041			MOV (0)+,+(1)	COMMAND WORD TO COMMAND REG.
	167700	031011			BIT (0),(1)	LOOK FOR DONE INDICATORS
		ØØ1776			BEQ .e2	INONE SET, TRY AGAIN
	167704	205720			TST (Ø)+	DONE FIRST COMMAND, CHECK FOR ERROR
	167706	031041			BIT (0),=(1)	SLOOK FOR SET ERROR BITS
-	167710	001406			BEG OTHER	INO ERRORS - TRY THE READ
	167712			AGAINI		RERUN FOR ERRORS
976	10//15			-A.141	<del>-</del> · · · · · · · · · · · · · · · · · · ·	
977						
				RFYEC:	RF11	JRF11 POWER UP VECTOR

ſ	T	7
ľ	\	)
1		

SCROLLI BOOT.71		THE LOA	FOR THE GT40 Der	MACDLX	622(622)+1 26+JUN+	73 16111 PAGE 5-1
979	167716	000340			340	
98Ø 981	167720	010702		RC111	HOV PC.R2	FIXED HEAD DISK (64KW)
982	167722	999491			BR OTHER	
983	167724	177450			177450	:ADRS OF WORD COUNT (COMMAND+2)
984 985		_				COMMAND WORD (5) IS THE RESET
986	167726	400005		OTHER:	RESET	
937	167730	010200		01	MOV RZ.RØ	RO TO POINT AT WORD COUNT ADRS
988	167732	005720			TST (0)+	POINT TO ADDRESS
989	167734	012001			MOV (0)+,R1	WORD COUNT ADDRESS TO R1
990	167736	Ø12711	177000		MOV #=1000,(1)	JUAD WORD COUNT
991	167742	911041			MOV (0),-(1)	COMMAND TO COMMAND REGISTER
992	167744	Ø32711	100230		BIT #100200,(1)	JCHECK FOR ERROR OR DONE
993	167750	001775			8EQ .#4	IF NEITHER, KEEP LOOKING
994	167752	100757			BMI AGAIN	ERROR, TRY AGAIN
995	167754				CLR PC	•
996					_	API . ED
997	167756	000000		<b>*</b>	0	FILLER
998	167760	167610		RKVEC:	RK11	; RK POWER UP VECTOR
999	167762	202340			340	AND BALLED US VEGRAS
1000	167764	167720		RCVEC	RC11	IRC POWER UP VECTOR
1001	167766	000340			340	ADD DAUED UD VECTAD
1002	167770	167654		RPVEC	RP11	RP POWER UP VECTOR
1003	167772	000340			340	ARGAA DAUER HD VEGRAR
1004	167774	16762@		TCVEC:	TC11	TC11 POWER UP VECTOR
1005	167776	000340			340	

BOOT, T16 CRC	SS REFERENCE												
AGAIN 167712	974#	993											
ALTMOD = 20/175	139#	465	633	566									
BELL 166250	278	310#											
BLIMIT = 607069	132#	135	523	244	329	348	395	399					
BLKOFF = 20% 327	713#	749											
BLKON = 206330	714#	784											
BSTART = 201720	131#	331	351	368	398								
CHAR = 101760	82#	102	267	269	271	298*	315*	327	338*	345	444	446*	465
Onan - 2 1 2	469	471	487	489	644#	-			_				
CORSTR = 206004	134#	192	. • .		7. "								
COUNTR =%2000205	89#	105	306*	313*	317*								
CR 166265	287#	100	0,00	0.40.	547-								
	138#	226											
DEV 167474	857	882#											
DEV1 167422	86⊍#	862	70.0	74.0	300	4.5							
DISJMP = 160,000	141#	359	397	398	399	415							
DISTOP = 176840	142#	474	605										
. DJMP = 166002	721#	816	_										
DL1116 = 175612	120#	121	444										
DL111S = 175610	119#	120	186*	442	445*								
DL1108 = 175616	122#	452*	499*	5204									
DL110S = 175614	121#	122	188*	226	228*								
DNOP = 164860	722#												
DONE 167554	899	913#											
DSTOP = 173400	724#												
ENDCOR 166236	195#	196											
FF 166256	283	313#											
FFLGOP 166262	328	315#	318										
FILEØ 167214	746	749#	817										
GETCHR 166564	266	464#	486										
	442#	447	451	453	464	468							
GETDL 166516	443	45Ø#	451	423	404	700							
GETDL1 166546			400#										
GETEXT 160650	466	472	492#										
GETSIX 166630	486#	524	539										
GET8 166664	524#	642											
GET8TB 16c700	527	529#											
GET81 166712	529	539#											
GET82 166740	530	551#											
GET83 166772	531	566#											
GET84 166706	535#												
GRAPHX = 120000	698#	798											
GRAPHY = 124000	699#	809											
GTBUSE 166424	368#	391											
G740PC = 172000	127#	128	368*	422	746*								
GT40SR = 172062	128#	3174	• •										
HEADER 166474	358	397	403	409#									
	87#	540+	554+	556*	558₩	560₩	561	562*	568*	570#			
			2244	200	2,00	2004	-01	202-	- 00	- ,			
HSR = 177550	851#	883											
INCR = 000100	735#	793	E 0 =	E75=	407-								
INDEX =%000003	106#	526	527	535*	607*								
INSERT 166350	291	299	337	345#									
INSRTL 166406	349	352	357#										
INSRTX 166422	347	362#											
INTX = 040000	736#	754	758	762	766								

						· · - ·							
	OUTSTRAP FOR THE		MACY11,6	24 16=	JUL#73 1	0104 PA	GE 6-2						
BOOT . T16	CROSS REFERENCE	INDLE											
INTD = 002000	702#	753		4									
INT1 = 002200		772											
INT2 = 002400		757											
INT3 = 002600		774											
INT4 = 003000		761	784										
INT5 = 003260		776											
INT6 = 003400	708#	765											
INT7 = 203600	7ø9#	778											
ITALM = 206240													
ITAL1 = 070060					4 - 4 -								
JMPADD = 007612		325	336*	415	474*	605*							
KBDIB = 177562		452	4										
KBDIS = 177560		125	450										
LF 166300		322# 33Ø	332										
LFLOOP 166310		334#	332										
LFOUND 166330 LFSUB 166304		325#											
,		753											
LINEØ = 0000004 LINE1 = 000005		757											
LINE2 = 020000		761											
LINE3 = 000007		765											
LOADER 167012	<del></del>	605#											
LONGV = 110000		753	757	761	765								
LOOP 167444		876											
LOOP1 167522	898#	903											
LOOP2 167526		901	906										
LPDARK = 000200													
LPLITE = 000300													
LPOFF = 000100													
LPON = 200140		0.00											
LSR = 177560		882	4794										
L.ADR =%370761	1 ½ 3 # 488	623 <b>*</b> 490	637 <b>*</b> 632 <b>*</b>	663									
L.BAD 167120 L.BC =%0000742		618*	619*	620	644*								
L.BC =%33007k2		525	540	541*	542*	543#	545*	547*	551#	552#	553#	555 <b>*</b>	557 <b>*</b>
F 1 B 1 1 = 76 D 1 1 D 1 D 1 D 1 D 1 D 1 D 1 D 1 D 1	559#	561*	566*	567*	519#	571*	612#	618	623	637	643	65Ø	652*
	653*	660-	30					-					
L.CKSM =%8000205		610+	628	643#	162								
L.GWRD 167126	617	622	649#	659									
L.HALT 167222	671#												
L.JMP 167146	621	659#											
L.JMP1 167202	669	673#											
L.LD2 167722		613	629			* .							
L.LD3 167066		638											
L.L04 167112		637#		(10#		454	444						
L.PTR 167114		615	626	642#	649	651	661						
MAXSX = 217620													
MAXSY = 200577		754	762										
MAXX = 671777 MAXY = 271377		751	759	767							1		
MAXY = 271377 MINSUY = 271377		, , ,	(),	, , ,									
MINUSX = 822269		740	759	762							•		
- MINUSY = 0200k0					*								
NORMAL 166212		279	291#										
		•	-										

31   319   322	EO # -2 ନ୍ଦ ଧ ୬ନ	# B # N - 4 - 5 - 101	MACY11.62	4 1	2 6 2 6	19194 PA	GE 6-5						
924 924 925 926 927 929 929 929 929 929 929 929	400	0 CV (	400	~ <b>~</b>	S &	311	+	$\alpha$					
299***     346***     337***     352***     362***     448***     464       539***     564***     564***     564***     564**     628**     658**	173 853 89 934 958 97	8 00 00 00 00 00 00 00 00 00 00 00 00 00	タト		CV 00	10							
816.8     94.8     55.8     55.7     55.9     55.8	499# 632 665	665	65				,	(	9	ì			,
654 659 661 858 863 863 912 928 938 939 912 928 933 912 928 933 912 928 933 912 928 933 912 928 933 912 928 933 912 928 928 933 912 928 928 928 928 928 928 928 928 928 92	// イグキ // ハンジャ // ハンピー 4 次 代本 4 か 0 0 キ // カンピー 4 か 0 0 キ // カンピー カンピー カンピー カンピー インピー インピー インプー	** ** ***	y ∨ Y 4			3 4 0 4	6 M	2 7	7 +	ບັດ	562	o o	90
994* 994* 994* 345* 346* 348 350 351* 358* 359 359 359 359 359 351* 358* 359 359 359 359 359 359 359 359 359 359	645* 649* 651	651	150		**	20	79	5.8	63	63	912*	ıα	200
8   8   8   9   9   9   9   9   9   9	948 957 98	86	œ	_	**								
8   8   9   9   8   4   9   10   9   8   9   8   9   8   9   8   9   8   9   8   9   8   9   8   9   8   9   8   9   8   9   8   9   8   9   8   9   9	749 769 78	78	20 1		<b>5</b> 0 •	2 d	Ø 1	•	L	1	1		6
8 i 8  9  9  8  9  9	C2 #952 CAT	° ∨	2	<b>.</b>	+	£.	ŧ	4	n	4	'n	Ď	0
8 i 8 6 8 6 8 6 8 74 8 9 3 8 9 4 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 6 8 9 1 3 8 8 9 9 8 9 1 3 8 8 9 9 8 9 1 3 8 9 1 3 8 9 1 3 8 9 1 3	5# 634				. ,								
# 818# 900 924 912 963* 986* # 817* 868* 869 874* 893* 994* 895 965 # 913* 869* 875 877* 878 895* 902* 904* # 913* 968* 968 # 913* 968* 968* 968* 968* 968* 968* 968* 968													
818* 900 924 912 963* 986* 896 898 965 817* 868* 869 874* 893* 894* 895 902* 904* 913* 869* 673* 875 877* 678 895* 902* 904* 896* 968* 865 875 877* 878 895* 902* 904* 896* 878* 875 875 873 825* 226* 231* 234 236 193* 195* 199* 204 223* 225* 231* 234 235* 516 521* 632* 665* 544* 546* 547 562 572 650* 6533 1 22* 565 544* 546* 547 562 572 650* 6533													
818* 942 924 912 963* 986* 896 898 965 817* 868* 869 874* 893* 894* 895 92* 924 917* 963 988* 875 877* 678 895* 928* 924 895* 963 988* 886 896* 977* 878* 875 928* 331* 234 236 895* 962* 924 223* 226* 231* 234 236 193* 195* 199 224 223* 321* 334* 335* 336 193* 195* 544* 546* 547 562 572 650* 653	666 #01												
818* 902 904 910 963* 966* 896 965 817* 868* 669 874* 893* 894* 896 902* 904 8913* 869* 673* 875 877* 878 895* 902* 904 8913* 963 986* 986 896* 988* 986 896* 982* 984 896* 902* 904 896* 982* 904 896* 902* 904 896* 902* 904 896* 965* 965* 904 896* 965* 965* 965* 936* 936* 955* 936* 955*	78	-	-										
8   6	6												
818* 900 9024 910 963* 986* 896 896 965  917* 868* 869* 875 877* 878 895* 902* 904  917* 968* 968 966  917* 968* 968* 966  896* 968* 968  917* 968* 998* 998*  918* 968* 968* 968  918* 968* 968* 968  918* 968* 968* 968  918* 968* 968* 968  918* 968* 968* 968* 968  918* 968* 968* 968* 968* 968* 968*  925* 526* 526* 231* 234* 235* 335* 335* 336* 336* 953  925* 525* 544* 546* 547 562 572 650* 653  925* 234* 239* 287* 292* 360* 361	47												
8   8   9   9   9   9   9   9   9   9	•												
818* 942 924 912 963* 986* 896 896 965 817* 868* 869 874* 893* 894* 896 965 917* 963 988* 875 877* 878 895* 902* 904 917* 963 988* 986 896* 878* 875 877* 878 895* 902* 904 195* 199 224 223* 226* 231* 234 235 275* 276 325* 327 329 331* 334* 335* 336 518 521* 655* 544* 546* 547 562 572 650* 653 1'4* 867 239* 287* 292* 300* 301	677												
818* 900 904 910 963* 986* 896 896 965  913* 869* 875 875 877* 878 895* 902* 904  913* 869* 875 877* 878 895* 902* 904  913* 869* 875 877* 878 895* 902* 904  913* 869* 871 873  193* 195* 199 204 223* 226* 231* 234 235  275* 275* 325* 665* 329 331* 334* 335* 336  152* 525* 544* 546* 547 562 572 650* 653  1'4* 867  234* 239* 287* 292* 300* 301	•												
818* 9w7 9g4 910 963* 986* 896 896 965 917* 868* 869 874* 893* 894* 895 902* 9g4 917* 963 980* 875 877* 878 895* 9g2* 9g4 896* 9wn 9g5 865 878* 871 873 193* 195* 199 204 223* 226* 231* 234 235 275* 276 327 329 331* 334* 335* 336 510 501* 655* 544* 546* 547 562 572 650* 653 1'4* 867 292* 3gg* 3g1	266 #8												
818*     902     904     910     963*     964*     896	6												
9 17* 868* 869 874* 893* 894* 896 898 965 8 91 7* 963 988* 986 8 95 898* 987 877* 878 895* 982* 984 8 96 968* 968 8 65 876 871 873 8 65 872 226* 231* 234 235 275* 275 527 329 331* 334* 335* 335 5 18 581* 655* 665* 544* 546* 547 562 572 650* 653 1 24 867 292* 380* 381	200 801 BOO	01 # PO2	0		α	S	6	*	κ.	ď			
9; 3* 869* 673* 875 677* 678 895* 902* 904* 896* 940* 928 986 896* 940* 928 986 896* 940* 928* 986 896* 940* 985 865 876* 871 873 193* 195* 199 204 223* 226* 231* 234 275* 275* 327 329 331* 334* 335* 336 1; 275* 525* 544* 546* 547 562 572 650* 653 1; 44 867 287* 292* 398* 301	00 00 00 00 00 00 00 00 00 00 00 00 00	75.00	· ·c			9 60	i vo	4 4	0 0	9 9	0	808	965
9 i 3* 869* 673* 875 677* 678 895* 902* 90 8 96 5 980* 986 678 875 877* 678 895* 902* 90 8 896* 940* 986 71 873 8865 871 873 825* 226* 231* 234 23 193* 195* 199 204 223* 226* 231* 234 23 275* 276 325* 665* 327 329 331* 335* 335* 335* 335* 335* 335* 335*			•		•	)	•	۲			•		•
# 90.7* 963 980* 986 896* 967 905 865 870* 871 873 193* 199 204 223* 226* 231* 234 23 275* 276 327 329 331* 334* 335* 33 510 501* 632* 665* 546* 547 562 572 650* 65 1,4* 867 287* 292* 300* 301	84 856* 65	56* 65	S	<b>*</b>	3 3*	69	m	875	17	7	95	20	0
896* 900 905 865 870* 871 873 865 870* 871 873 275* 276 329 331* 334* 335* 33 510 501* 632* 665* 329 331* 334* 335* 33 708 122* 525* 544* 546* 547 562 572 650* 65 1.4* 867 287* 292* 300* 301	46 <b>*</b> 686 <b>*8</b> 86	39* 94	4	œ	91.7	စ	50	986					
865 878 871 873 193* 195* 199 204 223* 226* 231* 334* 335* 33 275* 276 327 329 331* 334* 335* 33 510 501* 655* 546* 547 562 572 650* 65 1708 122* 525* 544* 546* 547 562 572 650* 65 1.4* 867	85 857	57.4 A	αč (	20	896*	S (	985	,					
92* 193* 195* 199 204 223* 226* 231* 234 23 73 275* 276 327 329 331* 334* 335* 33 99 510 501* 655* 527 359 331* 334* 335* 33 76 778 20* 122* 525* 544* 546* 547 562 572 650* 65 59* 1*4* 867 287* 292* 300* 301	87 860*	* 29	oc	o	865	2	8/1	873					
92* 193* 195* 199 204 223* 226* 231* 234 233 73 275* 276 325* 327 329 331* 334* 335* 33 99 510 501* 632* 665* 547 562 572 650* 655 50* 128* 544* 546* 547 562 572 650* 655 27* 234* 239* 287* 292* 300* 301	68							!	1				- 1
73 273 273 255 257 327 337 337 337 337 337 337 337 337 33	1.66 1.894	# 00 0 # 00 # 00 # 00 # 00 # 00 # 00 #	<b>,</b>	2 5	# 10 H	ر د رو	<b>A</b> 1	2 P	9 6	20	5;	4 1	7
778 122 525 524 544 546 547 562 572 658 65 1'4# 867 292 300 301	Z/10 Z/24 Z	7.50	· •	? c	• C / Z	C •	cc	777	V	5	4	Š	2
6 718 00 1220 5254 5448 5464 547 562 572 6504 65 94 1.44 867 74 2344 2394 2874 2924 3004 301	0.000 × 440	r T		`	5	4	u	000					
6 778 0* 122* 525* 544* 546* 547 562 572 650* 65 9* 1'4* 867	4 0												
708 1520 5254 5444 5464 547 562 572 6504 65 144 867 2344 2394 2874 2924 3004 301	40												
708 1520 5254 5444 5464 547 562 572 6504 65 1.44 867 2344 2394 2874 2924 3004 301	יי												
708 1220 525* 544* 546* 547 562 572 650* 65 1:4* 867 234* 239* 287* 292* 300* 301	۷ ۳												
• 525	1111	;	- 1		1								
1:4* 867 248* 240* 347 202 272 050* 05	172 174 71	77	<u> </u>		D (P)	i				•		i	L
# 867 # 239# 287# 292# 300# 3	187* 284* 22	22	N		122	Ų.	4	246*	747	o	2/5	Š	n
* 239* 287* 292* 300* 3	568 673 85	3 85	S		* 4 * -	9							
* 239* 287* 292* 300* 3													
* 2394 2874 2924 3004 3	± //												
234* 239* 287* 292* 300* 3													
234# 239# 287# 292# 300# 3	_												
234# 239# 287# 292# 300# 3	6												
2348 2394 2874 2924 5004 3													
* 234* 239* 287* 292* JOB* 3	298# 302	95											
	104 224 22	24 22	C		234	239*	87	292*	300	301			
	91												
	78007												

SCROLLING ROM ROOTST BOOT, 116	A ROOTSTRAP FOR THE G CROSS REFERENCE T	GT40 TABLE						
TAFS = 177520	#688	891						
TAPES 157652	946	949	#296					
TCVFC 167774	1003#							
1676210	#626	• •						
TEDERS # 66770	133#	187	220					
TM11 167636	48.40 #							
156244	282							
178968	173#	853#	872	<b>#268</b>	194	4926	970	266

		D-07070.D		- 4 4 7		(2) 16	177	10.01 D	455 6 5						
SCROLLIN BOOT.T16		BOOTSTPAP CRUSS R	FOR THE EFERENCE	GT40 TABLE	MACYIL	024 10•	JUL+73	10:04 P	AGE 6-5						
0001,1120	,	0.1000		, ,, , ,, ,,											
ADD	276	643	894												
ASL	275	541	542	551	552										
ASLA	543	545	553	555	557	559					0-5				
BEO	235	328	447	470	621	629	169	901	906	970	973	992			
BGE	268	27 15	627												
BGT	228	247	318	490											
BHIS	274	4													
BIC	335	446	867												
BIS	55 v	653			0										
віт	3 ≠ 1	346	668	969	972	991									
вітв	900														
BLO	332	349													
BLT	468	A. a. A.		0.1.1	007										
BMI	862	899	9 is 3	911	993		1.77	7							
BNE	3.05	347	466	472	613	663	176								
BPL	267	443	451	872	500	200	1.00	202	207	747	300	344	310	770	453
BF	196	241	. 278	279	288	281	182	283 934	293 94¢	303 949	3Ø8 958	311 981	319	332	793
	529	538	531	634 338	638 353	968 354	929 363	607	61Ø	892	912	994			
CLR	195	266	31%				-	469	471	487	489	620		,	
CMP	267	269	273	329	348	357	465	709	4/1	40/	707	020			
CMPB	327 227	875 2 <b>3</b> 9	905 317	644	966										
DEC	612		31/	044	200										
DECS	671	927													•
HALT INC	188	292	300	334	870	874									
INCB	877	902	000	004	9,1	G, 7									
JMP	475	527	673	878	974										
JSR	189	266	291	299	316	337	152	464	468	486	524	539	611	615	617
<b>33</b> , (	522	625	632	642	649	651	159	661	665		_				<del>-</del> '
MOV	186	187	192	193	204	223	124	226	231	234	236	238	244	271	287
1101	298	313	315	322	325	331	136	350	351	358	359	368	445	474	525
	535	543	547	561	562	645	118	623	650	660	746	855	856	857	858
	859	86.	863	864	865	868	169	891	893	895	928	933	939	948	957
	963	965	968	98Ø	986	988	189	993							
MOVB	37.6	345	444	452	499	500	137	873	896	898	904				
RESET	185	962	985				-								
ROL	566														
ROLB	544	546	554	556	558	560	! 67								
ROR	568	570													
RORB	569	572													
RTS	355	362	448	492	501	548	163	573	645	654					
SUB	272	619													
SWAB	652														
TST	1.99	526	572	861	910	964	967	971	987						
TSTB	206	442	450	628	662	871									
WAIT	747														
BYTE	633	666													
.ENABL	36														
END	1007	100	4.40	257	425	595	189	820							
PAGE	.55 54	109 161	162 256	424	594	ンナラ	.07	O & 8							
SBTTL	2	T 0 T	420	764	774					•					
,TITLE ,WORD	190	389	399	391	392	394	395	396	397	398	399	4Ø1	402	403	405
, 4010	409	416	411	412	413	414	415	914	916	918	920	921	922		
		•			•	-			-	-	-				




Figure E-1 Communications Bootstrap Loader Flow Diagram

## Reader's Comments

## GT40/42 USER'S GUIDE DEC-11-HGTGA-B-D

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual written, etc.? Is it easy to use?		_
What features are most useful?		
What faults do you find with the manual?		
Does this manual satisfy the need you think	it was intended to satisfy?	
Does it satisfy your needs?	Why?	
W. 11	1	
Would you please indicate any factual error	s you have found.	
-		
Please describe your position.		
Name	Organization	
Street	Department	
City State _	7	ip or Country

	— — Do Not Tear - Fold Here and Staple — —	
		FIRST CLASS
		PERMIT NO. 33 MAYNARD, MASS.
BUSINESS REPLY MAI	L ECESSARY IF MAILED IN THE UNITED STATES	
Postage will be paid by:		
	Digital Equipment Corporation Technical Documentation Department 146 Main Street Maynard, Massachusetts 01754	

## **Digital Equipment Corporation Maynard, Massachusetts**

