# NX440LX Motherboard Technical Product Specification



August, 1997

Order Number 674633-001

# **Revision History**

| Revision | Revision History | Date         |
|----------|------------------|--------------|
| -001     | First Release.   | August, 1997 |

This product specification applies only to standard NX440LX motherboards with BIOS identifier 4N4XL0X0.86A.

Changes to this specification will be published in the NX440LX Motherboard Specification Update before being incorporated into a revision of this document.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel retains the right to make changes to specifications and product descriptions at any time, without notice.

The NX440LX motherboard may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call in North America 1-800-879-4683, Europe 44-0-1793-431-155, France 44-0-1793-421-777, Germany 44-0-1793-421-333, other Countries 708-296-9333.

Copyright © Intel Corporation, 1997. All rghts reserved.

<sup>&</sup>lt;sup>†</sup> Third-party brands and names are the property of their respective owners.

# **Table of Contents**

| 1.1  |                | ard Description  | 7  |
|------|----------------|--|----|
| 1.1  |                | actor  |    |
| 1.2  |                | eld  |    |
| 1.4  |                |  |    |
| 1.4  | 1.4.1          | OCESSOR  |    |
|      |                | Microprocessor Packaging                                   |    |
|      | 1.4.2<br>1.4.3 | Second-Level Cache   |    |
| 4 =  | _              | Microprocessor Opgrades                                    |    |
| 1.5  | 1.5.1          | Main Memory  |    |
|      | 1.5.1          | SDRAM  |    |
|      | 1.5.2<br>1.5.3 | ECC Memory   |    |
| 1.6  |                | · · · · · · · · · · · · · · · · · · ·                      |    |
| 1.0  | Chipset 1.6.1  | t  |    |
|      | 1.6.1          |  |    |
|      | _              | Intel 82371AB PCI ISA IDE Xcelerator (PIIX4)               |    |
|      | 1.6.3          | Accelerated Graphics Port (A.G.P.)                         |    |
|      | 1.6.4          | Universal Serial Bus (USB)                                 |    |
|      | 1.6.5          | IDE Support  |    |
| 4 -  | 1.6.6          | Real-Time Clock, CMOS SRAM, and Battery                    |    |
| 1.7  |                | rface Controller   |    |
|      | 1.7.1          | Serial Ports   |    |
|      | 1.7.2          | Parallel Port  |    |
|      | 1.7.3          | Floppy Controller  |    |
|      | 1.7.4          | Keyboard and Mouse Interface                               |    |
|      | 1.7.5          | Optional Infrared  |    |
| 1.8  |                | Subsystem  |    |
|      | 1.8.1          | OPL3-SA3 Audio System                                      |    |
|      | 1.8.2          | Audio Subsystem Resources                                  |    |
|      | 1.8.3          | Audio Drivers and Utilities                                |    |
|      | 1.8.4          | Audio Connectors   |    |
| 1.9  |                | are Monitor  |    |
|      |                | r Detection  |    |
| 1.11 |                | d Networking   |    |
|      | 1.11.1         | Intel 82557 LAN Controller                                 |    |
|      |                | Intel 82555 PHY 10 / 100 Mbit/sec Physical Layer Interface |    |
|      | 1.11.3         | Remote Wakeup Controller                                   |    |
|      | 1.11.4         | LAN Software   |    |
|      |                | board Connectors   |    |
|      |                | anel Connectors  |    |
|      |                | d Video Configuration Jumper Block                         |    |
| 1.15 | •              | ıration Jumper   |    |
|      | 1.15.1         | Normal Mode  |    |
|      | 1.15.2         | Configuration Mode   |    |
|      | 1.15.3         | Recovery Mode  | 30 |

#### Contents

|      | · · · · · · · · · · · · · · · · · · ·   |  |
|------|---|--|
| 1.20 |   |  |
|      |   |  |
|      |   |  |
|      | 1.20.3 Product Certification Markings   | 42   |
| Mot  | herboard Resources  |  |
|      |   | 43   |
|      |   |  |
|      |   |  |
|      |   |  |
|      |   |  |
|      |   |  |
|      |   |  |
| Ove  |   |  |
| 3.1  | • •   |  |
| 3.2  | , e   |  |
| 3.3  |   |  |
|      | •   |  |
| 3.5  |   |  |
|      |   |  |
|      |   |  |
|      |   |  |
| 3.9  |   |  |
|      | ·   |  |
|      |   |  |
|      | •   |  |
|      |   |  |
| 3.14 | Recovering BIOS Data  | 54   |
| BIO  | S Setup Program   |  |
| 4.1  | Maintenance Menu  | 56   |
| 4.2  | Main Menu   | 56   |
|      | 4.2.1 Floppy Options Submenu  | 57   |
|      | 4.2.2 IDE Device Configuration Submenus   | 58   |
| 4.3  | Advanced Menu   | 59   |
|      | 4.3.1 Resource Configuration Submenu  | 60   |
|      | 4.3.2 Peripheral Configuration Submenu  |  |
|      | 4.3.3 Keyboard Configuration Submenu  |  |
|      |   |  |
|      | 4.3.4 Video Configuration Submenu   |  |
|      | 4.3.4 Video Configuration Submenu   | 62   |
| 4.4  | <b>3</b>  | 62<br>62   |
|      | 1.17<br>1.18<br>1.19<br>1.20<br><b>Mot</b><br>2.1<br>2.2<br>2.4<br>2.5<br>2.6<br>3.1<br>3.1<br>3.1<br>3.1<br>3.1<br>3.1<br>4.1<br>4.2 | 1.20.2 EMI 1.20.3 Product Certification Markings  Motherboard Resources  2.1 Memory Map 2.2 DMA Channels 2.3 I/O Map 2.4 PCI Configuration Space Map 2.5 Interrupts 2.6 PCI Interrupt Routing Map  Overview of BIOS Features 3.1 BIOS Upgrades 3.2 BIOS Flash Memory Organization 3.3 Plug and Play: PCI Autoconfiguration 3.4 PCI IDE Support 3.5 ISA Plug and Play 3.6 ISA Legacy Devices 3.7 Desktop Management Interface (DMI) 3.8 Advanced Power Management (APM) 3.9 Language Support 3.10 Boot Options 3.11 OEM Logo or Scan Area 3.12 USB Support 3.13 BIOS Setup Access 3.14 Recovering BIOS Data  BIOS Setup Program 4.1 Maintenance Menu 4.2.1 Floppy Options Submenu 4.2.1 Floppy Options Submenu 4.2.1 Resource Configuration Submenu 4.3.1 Resource Configuration Submenu 4.3.2 Peripheral Configuration Submenu |

|    | 4.6        | Boot Menu  |    |
|----|------------|--|----|
|    |            | 4.6.1 Hard Drive Submenu   |    |
|    | 4.7        | 4.6.2 Removable Devices Submenu  Exit Menu                       |    |
|    | 4.7        | EXIL Menu  | 00 |
| 5  | Erro       | or Messages and Beep Codes                                       |    |
|    | 5.1        | BIOS Error Messages  | 67 |
|    | 5.2        | Port 80h POST Codes  |    |
|    | 5.3        | BIOS Beep Codes  |    |
| _  |            | ·  |    |
| 6  | Spe        | ecifications and Customer Support                                |    |
|    | 6.1        | Online Support   |    |
|    | 6.2        | Specifications   | 75 |
| Fi | gure       | e  |    |
| ;  | _          |  | 0  |
|    | 1.         | Motherboard Block Diagram  |    |
|    | 2.         | Motherboard Components   |    |
|    | 3.         | Motherboard Dimensions   |    |
|    | 4.         | Back Panel I/O Shield Dimensions                                 |    |
|    | 5.         | Motherboard Connectors   |    |
|    | 6.         | Back Panel I/O Connectors  |    |
|    | 7.         | Onboard Video Configuration Jumper Block                         |    |
|    | 8.         | Single Configuration Jumper Block                                | 29 |
| Та | bles       |  |    |
|    | 1.         | Video Resolution   | 17 |
|    | 2.         | Audio Subsystem Resources  |    |
|    | 3.         | CD Audio Connector (J9N1)  |    |
|    | 4.         | Accelerated Graphics Port (J1K1)                                 |    |
|    | 5.         | Yamaha Wavetable Module Connectors (J9M1) and (J7N1)             |    |
|    | 6.         | Fan Header (J2B1)  |    |
|    | 7.         | Onboard Video Configuration Jumper Block Table (J1J1)            |    |
|    | 8.         | Configuration Jumper (J1A1)                                      |    |
|    | 9.         | PCI Segment, Riser Interconnect Pin-out                          |    |
|    | 10.        | ISA Segment, Riser Interconnect Pin-out                          |    |
|    | 11.        | IDE, Floppy, and Front Panel Section, Riser Interconnect Pin-out |    |
|    | 12.        | Signals, NLX Riser with Supplemental Connector                   |    |
|    | 13.        | Motherboard Environmental Specifications                         |    |
|    | 14.        | DC Voltage   |    |
|    | 15.        | Power Usage  |    |
|    | 16.        | Memory Map   |    |
|    | 17.        | DMA Channels   |    |
|    | 18.        | I/O Map  |    |
|    | 19.        | PCI Configuration Space Map                                      |    |
|    | 20.        | Interrupts   |    |
|    | 21.        | PCI Interrupt Routing Map  |    |
|    | 22.        | Flash Memory Organization  |    |
|    | 23.        | Recommendations for Configuring an ATAPI Device                  |    |
|    | 23.<br>24. | Setup Menu Bar   | 55 |

#### Contents

| 25. | Setup Function Keys               | 55 |
|-----|-----------------------------------|----|
| 26. | Maintenance Menu                  |    |
| 27. | Main Menu                         | 56 |
| 28. | Floppy Options Submenu            | 57 |
| 29. | IDE Device Configuration Submenus | 58 |
| 30. | Advanced Menu                     |    |
| 31. | Resource Configuration Submenu    | 60 |
| 32. | Peripheral Configuration Submenu  | 61 |
| 33. | Keyboard Configuration Submenu    | 62 |
| 34. | Video Configuration Submenu       | 62 |
| 35. | DMI Event Logging Submenu         | 62 |
| 36. | Security Menu                     | 63 |
| 37. | Power Menu                        | 63 |
| 38. | Boot Menu                         | 64 |
| 39. | Hard Drive Submenu                | 64 |
| 40. | Removable Devices Submenu         |    |
| 41. | Exit Menu                         | 65 |
| 42. | BIOS Error Messages               | 67 |
| 43. | Port 80h Codes                    | 68 |
| 44. | Beep Codes                        | 73 |
| 45. | Specifications                    | 75 |

# 1 Motherboard Description

#### 1.1 Overview

The NX440LX motherboard is a versatile platform that offers a wide variety of features. Many of the options, however, are implemented – at least in part – on the riser. Throughout this manual, the <sup>‡</sup> symbol is used to indicate such an option. Because there is no standard riser, no detailed description of an implementation can be given. See Section 6.1 to obtain the reference design for the NLX riser.

The NX440LX motherboard supports Pentium<sup>®</sup> II family of microprocessors operating at 233, 266, and 300 MHz. The motherboard features:

- NLX v1.2 form factor
- Minimal jumper design

#### Main Memory

- Three 168-pin DIMM sockets
- Support for up to 384 MB of synchronous DRAM (SDRAM)
- Support for 66 MHz SDRAM
- Support for ECC and non-ECC memory

#### Chipset and PCI/IDE Interface

- Intel 82440LX AGPset PCI/A.G.P. Controller (PAC)
- Integrated PCI bus mastering controller using PIIX4
- Dual channel EIDE interface<sup>‡</sup>
- Real-time clock

#### I/O Features

- SMC FDC37C677 I/O controller
- Floppy drive interface<sup>‡</sup>
- Integrates standard I/O functions: one multi-mode parallel port, two FIFO serial ports, and keyboard and mouse controller
- Support for one Universal Serial Bus (USB) interface on the motherboard and another on the riser‡
- Support for consumer infrared<sup>‡</sup>

#### Audio Subsystem

- Yamaha OPL3-SA3 audio codec component
- Wavetable upgrade header

#### **Graphics Subsystem**

- Optional Cirrus Logic CL-GD5465 A.G.P. graphics accelerator with 2 MB of RAMBUS<sup>†</sup> (RDRAM) video memory expandable to 4 MB using a 2 MB video upgrade module
- A.G.P. connector

Local Area Network (LAN) Subsystem

- 10/100 Mbit/sec LAN hardware
- Remote wakeup controller

#### Other features

- Plug and Play compatible
- Support for Advanced Power Management (APM)
- Advanced Configuration and Power Management Interface (ACPI) ready
- PC97 compliant




Figure 1. Motherboard Block Diagram




Figure 2. Motherboard Components

- A Back panel connectors
- B Yamaha wavetable headers
- C CD-ROM header
- D Yamaha OPL3-SA3 (YMF715)
- E Intel 82555 PHY
- F Remote wakeup controller
- G Intel 82557 LAN controller
- H Intel 82371AB PIIX4
- I SMC FDC37C677
- J National Semiconductor LM78/79
- K Battery

- L Piezo speaker
- M Slot 1 connector
- N Fan connector
- O Configuration jumper
- P DIMM sockets
- Q Intel 82443LX controller
- R Optional RAMBUS video memory
- S Optional RAMBUS memory upgrade socket
- T Onboard video configuration jumper
- U A.G.P. connector
- V Optional CL-GD5465 graphics accelerator

### 1.2 Form Factor

The motherboard is designed to fit into a standard NLX form factor chassis. Figure 3 illustrates the mechanical form factor for the motherboard. Location of the I/O connectors, riser slot, and mounting holes are in strict compliance with the NLX specification (see Section 6.2). Dimensions are given in inches.




Figure 3. Motherboard Dimensions

### 1.3 I/O Shield

The back panel I/O shield for the NX440LX motherboard must meet specific dimensional and material requirements. Systems based on this motherboard need the back panel I/O shield in order to pass emission certification testing. Figure 4 shows the critical dimensions for both options of the I/O shield, and indicates the position of each cutout. Dimensions are given in inches.




Figure 4. Back Panel I/O Shield Dimensions

## 1.4 Microprocessor

The motherboard supports a single Pentium II processor. The processor's VID pins automatically program the motherboard's voltage regulator to the required processor voltage. The motherboard operates with processors that run internally at 233, 266, or 300 MHz and have either a 256 KB or 512 KB second-level cache.

The processor implements MMX<sup>™</sup> technology and maintains full backward compatibility with the 8086, 80286, Intel386<sup>™</sup>, Intel486<sup>™</sup>, and Pentium processor. The processor's numeric coprocessor significantly increases the speed of floating-point operations and complies with ANSI/IEEE standard 754-1985.

### 1.4.1 Microprocessor Packaging

The processor is packaged in a Single Edge Contact (S.E.C.) cartridge. The S.E.C. cartridge includes the processor core, the second-level cache, a thermal plate, and a back cover.

The processor connects to the motherboard through the Slot 1 processor connector, a 242-pin edge connector. When the processor is mounted in Slot 1, it is secured by a retention mechanism attached to the motherboard. The processor's heatsink is stabilized by a heatsink support that is attached to the motherboard.

#### 1.4.2 Second-Level Cache

The second-level cache is located on the substrate of the S.E.C. cartridge. The cache includes burst pipelined synchronous static RAM (PBSRAM) and tag RAM. There can be two or four BSRAM components totaling 256 KB or 512 KB in size. All supported onboard memory can be cached.

### 1.4.3 Microprocessor Upgrades

The motherboard can be upgraded with Pentium II processors that run at higher processor speeds. After upgrading the processor, use the BIOS configuration mode to set the proper speed for the processor. See Section 1.15.2 for information about configuration mode.

### 1.5 Memory

### 1.5.1 Main Memory

The motherboard has three, dual inline memory module (DIMM) sockets. Minimum memory size is 16 MB; maximum memory size is 384 MB. The BIOS automatically detects memory type, size, and speed.

The motherboard supports the following memory features:

- 168-pin DIMMs with gold-plated contacts
- 66 MHz unbuffered SDRAM only
- Non-ECC (64-bit) and ECC (72-bit) memory
- 3.3 V memory only
- Single- or double-sided DIMMs in the following sizes:

| DIMM Size | Size Non-ECC Configuration ECC Configuration |              |  |
|-----------|--|--------------|--|
| 16 MB     | 2 Mbit x 64                                  | 2 Mbit x 72  |  |
| 32 MB     | 4 Mbit x 64                                  | 4 Mbit x 72  |  |
| 64 MB     | 8 Mbit x 64                                  | 8 Mbit x 72  |  |
| 128 MB    | 16 Mbit x 64                                 | 16 Mbit x 72 |  |

Memory can be installed in one, two, or three sockets. Memory size can vary between sockets.

#### 1.5.2 SDRAM

Synchronous DRAM (SDRAM) improves memory performance through memory access that is synchronous with the memory clock. This simplifies the timing design and increases memory speed because all timing is dependent on the number of memory clock cycles.

#### **⇒** NOTE

To function properly, SDRAM DIMMs must meet the Intel 4-clock, 66 MHz, unbuffered SDRAM specification for either 64-bit or 72-bit SDRAM. See Section 6.2 for information about these specifications.

### 1.5.3 ECC Memory

Error checking and correcting (ECC) memory detects multiple-bit errors and corrects single-bit errors. When ECC memory is installed, the BIOS supports both ECC and non-ECC mode. ECC mode is enabled in the Setup program. The BIOS automatically detects if ECC memory is installed and provides the Setup option for selecting ECC mode. If non-ECC memory is installed, the Setup option for ECC mode does not appear.

The following table describes the effect of using Setup to put each memory type in each supported mode. Whenever ECC mode is selected in Setup, some performance loss occurs.

|              | Memory Error Detection Mode Established in Setup Program |   |  |  |  |
|--------------|--|---|--|--|--|
|              | ECC Disabled   | ECC Enabled   |  |  |  |
| Non-ECC DIMM | No error detection                                       | N/A   |  |  |  |
| ECC DIMM     | No error detection                                       | Single-bit error correction, multiple-bit error detection |  |  |  |

### 1.6 Chipset

The Intel 440LX is designed for the Pentium II processor. It consists of the Intel 82443LX PCI/A.G.P. controller (PAC) and the Intel 82371AB PCI/ISA IDE Xcelerator (PIIX4) bridge chip.

#### 1.6.1 Intel 82443LX PCI/A.G.P. Controller

The PAC provides bus-control signals, address paths, and data paths for transfers between the processor's host bus, PCI bus, Accelerated Graphics Port (A.G.P.), and main memory. The PAC comes in a 492-pin BGA package and features:

- Processor interface control
  - Processor host bus speed up to 66 MHz
  - 32-bit addressing
  - GTL+ compliant host bus
- Integrated DRAM controller
  - Supports synchronous DRAM (SDRAM)
  - 64/72-bit path-to-memory
  - Auto detection of memory type
  - Supports 4-, 16-, 64-Mbit DRAM devices
  - Symmetrical and asymmetrical DRAM addressing
  - Supports 3.3 V DRAMs
- Accelerated Graphics Port Interface
  - Complies with A.G.P. specification (see Section 6.2 for specification information)
  - Supports 3.3 V A.G.P. devices with data transfer rates up to 133 MHz
  - Synchronous coupling to the host-bus frequency

- Fully-synchronous PCI bus interface
  - Complies with PCI specification (see Section 6.2 for specification information)
  - PCI-to-DRAM access greater than 100 MB/sec
  - Supports five<sup>‡</sup> PCI bus masters in addition to the host and PCI-to-ISA I/O bridge
  - Delayed transactions
  - PCI parity generation and checking support
- Data Buffering
  - Host-to-DRAM, PCI-to-DRAM, and A.G.P.-to-DRAM write-data buffering
  - Write-combining for host-to-PCI burst writes
  - Supports concurrent host, PCI, and A.G.P. transactions to main memory
- Supports system management mode (SMM)

### 1.6.2 Intel 82371AB PCI ISA IDE Xcelerator (PIIX4)

The PIIX4 is a multifunction PCI device implementing the PCI-to-ISA bridge, PCI IDE functionality, Universal Serial Bus (USB) host/hub function, and enhanced power management. The PIIX4 comes in a 324-pin MBGA package that features:

- Multifunction PCI-to-ISA bridge
  - Supports the PCI bus at 33 MHz
  - Complies with PCI specification (see Section 6.2 for specification information)
  - Full ISA or extended I/O (EIO) bus support
- USB controller
  - Two<sup>‡</sup> USB ports (see Section 6.2 for compliance level).
  - Supports legacy keyboard and mouse
  - Supports UHCI design guide revision 1.1 interface
- Integrated dual-channel enhanced IDE interface
  - Supports up to four IDE devices
  - PIO Mode 4 transfers at up to 14 MB/sec
  - Supports Ultra DMA/33 synchronous DMA mode transfers up to 33 MB/sec
  - Bus master mode with an 8 x 32-bit buffer for bus master PCI IDE burst transfers
- Enhanced DMA controller
  - Two 8237-based DMA controllers
  - Supports PCI DMA with three PC/PCI channels and distributed DMA protocols
  - Fast type-F DMA for reduced PCI bus usage
- Interrupt controller based on 82C59
  - Supports 15 interrupts
  - Programmable for edge/level sensitivity
  - Supports serial IRQs
- Power management logic
  - Sleep/resume logic
  - Supports wake-on-modem through Ring Indicator input
  - Supports remote wakeup

- Real-Time Clock
  - 256 byte battery-backed CMOS SRAM
  - Includes date alarm
- 16-bit counters/timers based on 82C54

### 1.6.3 Accelerated Graphics Port (A.G.P.)

The Accelerated Graphics Port (A.G.P.) is a high-performance interconnect for graphic-intensive applications, such as 3D applications. A.G.P. is independent of the PCI bus and is intended for exclusive use with graphical-display devices. A.G.P. provides these performance features:

- Pipelined-memory read and write operations that hide memory access latency
- Demultiplexing of address and data on the bus for near 100 percent bus efficiency
- AC timing for 133 MHz data transfer rates, allowing data throughput of 500 MB/sec

A.G.P. complies with the 66 MHz PCI specification. See Section 6.2 for information about the A.G.P. and PCI specifications.

#### → NOTE

Due to the location of the third DIMM socket, only half-length AGP cards are supported.

#### 1.6.3.1 CL-GD5465 High-performance Graphics Accelerator

The optional CL-GD5465 supports the A.G.P. for higher bandwidth between the system memory and the graphics subsystem. It is a member of the Laguna family of RAMBUS-based graphics accelerators, offering 3D-graphics capability while maintaining a high level of 2D performance. The features include:

- 64-bit graphics engine with integrated 3D game acceleration
- High-performance 64-bit GUI accelerator
- Video playback acceleration
- Integrated VGA<sup>†</sup> controller
- Integrated 230-MHz palette DAC and clock synthesizer

Table 1. Video Resolution

| Resolution Supported                                       | No. of Colors       |
|--|---------------------|
| 640 x 480, 800 x 600, 1024 x 768, 1280 x 1024, 1600 x 1200 | 256 (8 bit)         |
| 640 x 480, 800 x 600, 1024 x 768, 1280 x 1024              | 65,536 (16 bit)     |
| 640 x 480, 800 x 600, 1024 x 768                           | 16,777,216 (24 bit) |
| 640 x 480, 800 x 600, 1024 x 768, 1280 x 1024, 1600 x 1200 | 256 (8 bit)         |
| 640 x 480, 800 x 600, 1024 x 768, 1280 x 1024              | 65,536 (16 bit)     |
| 640 x 480, 800 x 600, 1024 x 768                           | 16,777,216 (24 bit) |
| 640 x 480, 800 x 600, 1024 x 768                           | 16,777,216(32 bit)  |
| 640 x 480, 800 x 600, 1024 x 768, 1280 x 1024, 1600 x 1200 | 256 (8 bit)         |
| 640 x 480, 800 x 600, 1024 x 768, 1280 x 1024              | 65,536 (16 bit)     |
| 640 x 480, 800 x 600, 1024 x 768                           | 16,777,216 (24 bit) |
| 640 x 480, 800 x 600, 1024 x 768, 1280 x 1024              | 256 (8 bit)         |
| 640 x 480, 800 x 600, 1024 x 768                           | 65,536 (16 bit)     |

### 1.6.4 Universal Serial Bus (USB)

The motherboard can support two<sup>‡</sup> USB ports; however, it is shipped with only one connector. The second is supported through the NLX riser. If you need to connect more than one USB device, you can connect an external hub to the USB port. The motherboard fully supports the universal host controller interface (UHCI) and uses UHCI-compatible software drivers. See Section 6.2 for information about the USB specification. USB features include:

- Self-identifying peripherals that can be plugged in while the computer is running
- Automatic mapping of function to driver and configuration
- Supports isochronous and asynchronous transfer types over the same set of wires
- Supports up to 127 physical devices per USB port
- Bandwidth and low latencies appropriate for telephony, audio, and other applications
- Error-handling and fault-recovery mechanisms built into the protocol

#### → NOTE

Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B or other regulatory EMI requirements, even if no device or a low-speed (sub-channel) USB device is attached to the cable. Use shielded cable that meets the requirements for high-speed (fully-rated) devices.

### 1.6.5 IDE Support

The motherboard has two independent bus-mastering capable PCI IDE interfaces. These interfaces support PIO Mode 3, PIO Mode 4, ATAPI devices (e.g., CD-ROM), and Ultra DMA/33 synchronous-DMA mode transfers. The BIOS supports logical block addressing (LBA) and extended cylinder head sector (ECHS) translation modes. The BIOS automatically detects the IDE device transfer rate.

Programmed I/O operations usually require a substantial amount of processor bandwidth. However, in multitasking operating systems, the bandwidth freed by bus mastering IDE can be devoted to other tasks while disk transfers are occurring.

### 1.6.6 Real-Time Clock, CMOS SRAM, and Battery

The real-time clock is compatible with DS1287 and MC146818 components. The clock provides a time-of-day clock and a multicentury calendar with alarm features and century rollover. The real-time clock supports 256 bytes of battery-backed CMOS SRAM in two banks that are reserved for BIOS use.

The time, date, and CMOS values can be specified in the Setup program. The CMOS values can be returned to their defaults by using the Setup program.

An external coin-cell battery powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the 5 V standby current from the power supply extends the life of the battery. The clock is accurate to  $\pm$  13 minutes/year at 25 °C with 5 V applied.

#### 1.7 I/O Interface Controller

- Enhanced Ultra I/O SMC FDC37C677
  - 5 Volt operation
  - ISA Plug-and-Play compatible register set
- Two serial ports or one serial port and one infrared port<sup>‡</sup>
- One floppy controller
- FIFO support on both serial and floppy interfaces
- One parallel port with ECP and EPP support
- PS/2<sup>†</sup> style mouse and keyboard interfaces
- Supports BIOS setup for various configuration options

#### 1.7.1 Serial Ports

The motherboard has two 9-pin D-Sub serial port connectors located on the back panel. The NS16C550-compatible UARTs allow data transfers at speeds up to 115.2 Kbits/sec using BIOS support.

#### 1.7.2 Parallel Port

The connector for the multimode bi-directional parallel port is a 25-pin D-Sub connector located on the back panel of the motherboard. In the Setup program, there are four options for parallel port operation:

- Compatible (standard mode)
- Bi-directional (PS/2 compatible)
- Bi-directional Enhanced Parallel Port (EPP). A driver from the peripheral manufacturer is required for operation. See Section 6.2 for EPP compatibility
- Bi-directional high-speed Extended Capabilities Port (ECP)

### 1.7.3 Floppy Controller

The I/O controller is software compatible with the 82077 floppy drive controller. The floppy connector is located on the riser card. In the Setup program, the floppy interface can be configured for the following floppy drive capacities and sizes:

- 1.2 MB, 5.25-inch
- 1.2 MB, 3.5-inch (Mode 3 floppy support, driver required)
- 1.44 MB, 3.5-inch
- 2.88 MB, 3.5-inch
- 120 MB (LS-120)

### 1.7.4 Keyboard and Mouse Interface

PS/2 keyboard and mouse connectors are located on the back panel of the motherboard. The +5 V lines to these connectors are protected with a PolySwitch<sup>†</sup> circuit that, like a self-healing fuse, reestablishes the connection after an over-current condition is removed. While this device eliminates the possibility of having to replace a fuse, power to the computer should be turned off before connecting or disconnecting a keyboard or mouse.

#### ■ NOTE

You can plug the mouse and keyboard into either connector.

The keyboard controller contains code which provides the traditional keyboard and mouse control functions, and also supports Power On/Reset password protection. A Power On/Reset password can be specified in the Setup program.

The keyboard controller supports the following hot-key sequence:

 <Ctrl><Alt><Del> Software reset. This key sequence resets the computer's software by jumping to the beginning of the BIOS code and running the Power-On Self Test (POST).

### 1.7.5 Optional Infrared

There is no infrared header on the motherboard; however, the edge connector does accommodate infrared signals from the riser. If either IrDA<sup>†</sup> or ASK-IR<sup>†</sup> is available, use the BIOS Peripheral Configuration Submenu to change the mode for Serial Port B from COM2 to infrared applications.

### 1.8 Audio Subsystem

### 1.8.1 OPL3-SA3 Audio System

The optional onboard audio subsystem features the Yamaha OPL3-SA3 (YMF715) device. The features of the device include:

- A 16-bit audio codec
- OPL3 FM synthesis
- An integrated 3D enhanced stereo controller including all required analog components
- Stereo analog-to-digital and digital-to-analog converters

#### **NX440LX Motherboard Technical Product Specification**

- Analog mixing, anti-aliasing, and reconstruction filters
- Supports 16-bit address decoding
- Line In, line out, and microphone connectors
- ADPCM, A-law, or µlaw digital audio compression and decompression
- Full digital control of all mixer and volume control functions
- Plug and Play compatible
- Sound Blaster Pro<sup>†</sup> and Microsoft Windows Sound System compatible

#### → NOTE

Using the front panel line in, line out, and microphone connectors (if available on the riser) disables the back panel connectors.

### 1.8.2 Audio Subsystem Resources

The following table shows the IRQ, DMA channel, and base I/O address options for the audio subsystem. Options are listed in order of preference specified by Yamaha. These options are automatically chosen by the Plug and Play interface, so there are no default settings. Onboard audio can be enabled or disabled in the Setup program.

Table 2. Audio Subsystem Resources

| Resource                        | IRQ<br>(Options) | DMA Channel (Options) | I/O Address<br>(Options)                                  |
|---------------------------------|------------------|-----------------------|---|
| Sound Blaster <sup>†</sup>      | 10               | 1                     | 220-22Fh  |
| (DMA playback, DMA shared with  | 7                | 0,1,3                 | 240-24Fh  |
| Windows Sound System capture)   | 5,7, 10,11       |                       | 16 bytes on 16-byte boundary in the range of 220-280h     |
| Windows Sound System            | 5                | 0                     | 530-537h  |
| (DMA playback)                  | 11               | 0,1,3                 | E80-E87h  |
|                                 | 5,7, 10,11       |                       | 8 bytes on 8-byte<br>boundary in the<br>range of 530-F48h |
| MPU-401                         |                  |                       | 330-331h  |
| (IRQ shared with Sound Blaster) |                  |                       | 300-301h  |
|                                 |                  |                       | 2 bytes on 2-byte<br>boundary in the<br>range of 300-334h |
| MIDI / Game Port                |                  |                       | 201h  |
|                                 |                  |                       | 1 byte on 1-byte<br>boundary in the<br>range of 201-20Fh  |
| AdLib <sup>†</sup>              |                  |                       | 388-38Dh  |
|                                 |                  |                       | 6 bytes on 8-byte boundary in the range of 388-3F8h       |

#### 1.8.3 Audio Drivers and Utilities

Audio software and utilities are available from Intel's World Wide Web site (see Section 6.1). Audio driver support is provided for the Microsoft Windows † 3.1, Microsoft Windows 95, Microsoft Windows NT† (versions 3.51 and 4.0), and IBM OS/2† Warp† (versions 3.0 and 4.0) operating systems.

#### 1.8.4 Audio Connectors

The audio connectors include the following connectors:

- Back panel connectors: Line In, Mic In, Line Out
- CD-ROM audio
- Hardware wavetable

#### 1.8.4.1 **CD-ROM Audio Connector**

An optional 1 x 4-pin Creative Labs-type connector (J9N1) is available for connecting an internal CD-ROM drive to the audio mixer. The connector is designed for audio add-in cards and is compatible with most cables supplied with Creative Labs CD-ROM drives. Audio signals from the riser are supported on the edge connector.

#### 1.8.4.2 **Hardware Wavetable Headers**

Two 2 x 3-pin headers (J9M1, J7N1) are available for a wavetable add-in module. An optional OPL4-ML reference design module that can be plugged into the motherboard may be licensed from Yamaha Corporation. Compatible wavetable module cards are available from several vendors.

#### 1.9 Hardware Monitor

The optional management extension hardware provides low-cost instrumentation capabilities on a National Semiconductor LM78/79 chip. The features include:

- Integrated temperature sensor
- Fan speed sensors
- Power supply voltage monitoring to detect levels above or below acceptable values
- Remote reset capabilities from a remote peer or server through LANDesk® Client Manager, Version 3.0 and service layers

See Section 6.2 for information about the management extension hardware specification. For more information, please check the following web site: http://www.national.com/pf/LM/

## 1.10 Tamper Detection

If the riser is equipped with a tamper detection switch, the motherboard will emit a continuous beep anytime the cover is opened and the A/C power cord is still connected. This warning is intended to remind the user that 5 V standby power is still applied within the system. To avoid this warning, unplug the power cord before opening the cover. The act of removing the cover will still be recorded by circuitry on the motherboard, to be subsequently reported to any management suite software in use.



# A CAUTION

Disconnecting the power cord can leave the system without an adequate electrical ground. Use proper procedures to prevent electrostatic discharge (ESD) which could damage your system.

### 1.11 Onboard Networking

The onboard networking subsystem is an Ethernet<sup>†</sup> LAN interface that provides both 10Base-T and 100Base-TX connectivity. Onboard LAN can be enabled or disabled in the Setup program. Features include:

- 32-bit direct bus mastering on the PCI bus
- Shared memory structure in the host memory that copies data directly to/from host memory
- 10Base-T and 100Base-TX capability using a single RJ-45 connector
- IEEE 802.3µ Auto-Negotiation for the fastest available connection
- Jumperless configuration; the LAN subsystem is completely software configurable
- Remote wake up controller

#### 1.11.1 Intel 82557 LAN Controller

This device is the heart of the LAN subsystem. It provides the following functions:

- CSMA/CD protocol engine
- PCI compatibility
- DMA engine for movement of commands, status, and network data across the PCI bus
- Standard MII interface for access to IEEE 802.3μ -compliant physical layer devices

### 1.11.2 Intel 82555 PHY 10 / 100 Mbit/sec Physical Layer Interface

The physical layer interface provides the following:

- Integrated 10/100 Mbit/sec single chip solution
- Complete 10/100 Mbit/sec media independent interface compliance with MDI support
- Full duplex operation available in both 10 and 100 Mbit/sec modes
- 25 MHz clock for 10 and 100 Mbit/sec modes
- Single magnetics module for 10 and 100 Mbit/sec operation
- IEEE 802.3µ Auto-Negotiation support for 10Base-T, 10Base-T FDX, 100Base-TX FDX, 100Base-TX FDX-FC
- Parallel detection algorithm for legacy support of non-Auto-Negotiation enabled link partner
- Glueless interface to TX solution with single magnetics module
- LED function mapping support via MDI interface
- Support for a LAN activity LED on an NLX riser<sup>‡</sup>

### 1.11.3 Remote Wakeup Controller

The Remote Wakeup ASIC performs the Wake on LAN† function of the motherboard via the onboard LAN interface. When the system is powered off, the Remote Wakeup ASIC and the 82555 PHY remain powered by a 5 V standby voltage. The ASIC monitors network traffic at the MII interface and when it detects a Magic Packet† it asserts a wakeup signal that powers up the system.

If an external network interface card (NIC) with remote wakeup capabilities is added to the system<sup>‡</sup> the NIC's remote wakeup header must be connected to the header on an NLX riser.

### 1.11.4 LAN Software

The software for the LAN subsystem, including setup/diagnostic software and a readme file viewer that lists supported drivers, is available on the web site. See Section 6.1.

### 1.12 Motherboard Connectors

The following figure shows the connectors on the motherboard.




Figure 5. Motherboard Connectors

Table 3. CD Audio Connector (J9N1)

| Pin | Signal Name |
|-----|-------------|
| 1   | Ground      |
| 2   | CD_IN-Left  |
| 3   | Ground      |
| 4   | CD_IN-Right |

Table 4. Accelerated Graphics Port (J1K1)

| Pin | Signal Name |
|-----|-------------|-----|-------------|-----|-------------|-----|-------------|
| A1  | +12 V       | B1  | No Connect  | A34 | Vcc3.3      | B34 | Vcc3.3      |
| A2  | No Connect  | B2  | Vcc         | A35 | AGP_AD22    | B35 | AGP_AD21    |
| A3  | Reserved    | B3  | Vcc         | A36 | AGP_AD20    | B36 | AGP_AD19    |
| A4  | No Connect  | B4  | No Connect  | A37 | Ground      | B37 | Ground      |
| A5  | Ground      | B5  | Ground      | A38 | AGP_AD18    | B38 | AGP_AD17    |
| A6  | PIRQ0#      | B6  | PIRQ1#      | A39 | AGP_AD16    | B39 | AGP_CBE2    |
| A7  | RST#        | B7  | HCLK_AGP    | A40 | Vcc3.3      | B40 | Vcc3.3      |
| A8  | AGP_GNT1#   | B8  | AGP_REQ1    | A41 | AGP_FRAME#  | B41 | AGP_IRDY#   |
| A9  | Vcc3.3      | B9  | Vcc3.3      | A42 | Reserved    | B42 | Reserved    |
| A10 | AGP_ST1     | B10 | AGP_ST0     | A43 | Ground      | B43 | Ground      |
| A11 | Reserved    | B11 | AGP_ST2     | A44 | Reserved    | B44 | Reserved    |
| A12 | AGP_PIPE#   | B12 | AGP_DBF#    | A45 | Vcc3.3      | B45 | Vcc3.3      |
| A13 | Ground      | B13 | Ground      | A46 | AGP_TRDY#   | B46 | AGP_DEVSEL# |
| A14 | No Connect  | B14 | No Connect  | A47 | AGP_STOP#   | B47 | Vcc3.3      |
| A15 | SBA1        | B15 | SBA0        | A48 | PCI_PM*     | B48 | AGP_PERR#   |
| A16 | Vcc3.3      | B16 | Vcc3.3      | A49 | Ground      | B49 | Ground      |
| A17 | SBA3        | B17 | SBA2        | A50 | AGP_PAR     | B50 | AGP_SERR#   |
| A18 | Reserved    | B18 | SB_STB      | A51 | AGP_AD15    | B51 | AGP_CBE1    |
| A19 | Ground      | B19 | Ground      | A52 | Vcc3.3      | B52 | Vcc3.3      |
| A20 | SBA5        | B20 | SBA4        | A53 | AGP_AD13    | B53 | AGP_AD14    |
| A21 | SBA7        | B21 | SBA6        | A54 | AGP_AD11    | B54 | AGP_AD12    |
| A22 | Key         | B22 | Key         | A55 | Ground      | B55 | Ground      |
| A23 | Key         | B23 | Key         | A56 | AGP_AD9     | B56 | AGP_AD10    |
| A24 | Key         | B24 | Key         | A57 | AGP_CBE0    | B57 | AGP_AD8     |
| A25 | Key         | B25 | Key         | A58 | Vcc3.3      | B58 | Vcc3.3      |
| A26 | AGP_AD30    | B26 | AGP_AD31    | A59 | Reserved    | B59 | AD_STBA     |
| A27 | AGP_AD28    | B27 | AGP_AD29    | A60 | AGP_AD6     | B60 | AGP_AD7     |
| A28 | Vcc3.3      | B28 | Vcc3.3      | A61 | Ground      | B61 | Ground      |
| A29 | AGP_AD26    | B29 | AGP_AD27    | A62 | AGP_AD4     | B62 | AGP_AD5     |
| A30 | AGP_AD24    | B30 | AGP_AD25    | A63 | AGP_AD2     | B63 | AGP_AD3     |
| A31 | Ground      | B31 | Ground      | A64 | Vcc3.3      | B64 | Vcc3.3      |
| A32 | Reserved    | B32 | AD_STBB     | A65 | AGP_AD0     | B65 | AGP_AD1     |
| A33 | AGP_CBE3    | B33 | AGP_AD23    | A66 | SMDATA      | B66 | SMBCLK      |

Table 5. Yamaha Wavetable Module Connectors (J9M1) and (J7N1)

#### Connector (J9M1)

| Pin | Signal Name |
|-----|-------------|
| 1   | EXTEN#      |
| 2   | SIN         |
| 3   | Vcc         |
| 4   | Ground      |
| 5   | BCK         |
| 6   | LACK        |

### Connector (J7N1)

| Pin | Signal Name |
|-----|-------------|
| 1   | RSTSLOT     |
| 2   | Vcc         |
| 3   | AUD33MHZ    |
| 4   | MIDI Out    |
| 5   | Ground      |
| 6   | Key         |

Note: There are two 2x3 headers that connect to the Yamaha wavetable daughter card

Table 6. Fan Header (J2B1)

| Pin | Signal Name |
|-----|-------------|
| 1   | GND         |
| 2   | Fan Power   |
| 3   | Tachometer  |

# 1.13 Back Panel Connectors




Figure 6. Back Panel I/O Connectors

# 1.14 Onboard Video Configuration Jumper Block

The following figure illustrates the onboard video configuration jumper at J1J1.




Figure 7. Onboard Video Configuration Jumper Block

Table 7. Onboard Video Configuration Jumper Block (J1J1)

| Function | Jumper | Configuration   |
|----------|--------|---|
| Enable   | 1-2    | Enables onboard video.  |
| Disable  | 2-3    | Disables onboard video and allows use of an add-in A.G.P. card or any video on the riser. |

#### → NOTE

Due to the location of the third DIMM socket, only half-length A.G.P. cards are supported.

# 1.15 Configuration Jumper

The following figure shows the location of the configuration jumper block on the motherboard.




Figure 8. Single Configuration Jumper Block

Table 8. **Configuration Jumper Table (J1A1)** 

| Function  | Jumper | Configuration  |
|-----------|--------|--|
| Normal    | 1-2    | The BIOS uses current configuration information and passwords for booting.                               |
| Configure | 2-3    | After the POST runs, Setup is run automatically, using BIOS defaults. The maintenance menu is displayed. |
| Recovery  | none   | The BIOS attempts to recover the BIOS configuration. A recovery diskette is required.                    |



# **A** CAUTION

Moving the jumper with the power on can damage your computer. Always turn off the power and unplug the power cord from the computer before changing the jumper.

#### 1.15.1 **Normal Mode**

This mode is for normal computer booting and operations. To enable this mode, pins 1 and 2 must be connected on the configuration jumper (J1A1). The BIOS uses the current bus/processor frequency ratio, configuration information, and passwords to boot the computer. Access to the Setup program can be restricted using a supervisor or user password.

### 1.15.2 Configuration Mode

This mode is for configuring special BIOS settings, including processor speed and special maintenance options. This mode is used when upgrading the BIOS, upgrading the processor, or clearing the passwords. To enable this mode, pins 2 and 3 must be connected on the configuration jumper (J1A1). In this mode, Setup automatically executes after the POST runs. No password is required, and this mode overrides any passwords that are set. The Maintenance menu is the first menu displayed. This menu provides options for setting the processor speed and clearing passwords. All other Setup screens are available. Configure mode uses the default BIOS settings for booting, not the current user or supervisor settings. The default settings include using the lowest bus/processor frequency ratio the processor supports. User and supervisor settings are preserved and used when the computer is rebooted.

For the configuration changes to take effect after exiting the Setup program, power down the computer, set the configuration jumper to normal mode (see Section 1.15.1), and boot the computer.

### 1.15.3 Recovery Mode

This mode is for recovering BIOS data. To enable this mode, no pins are connected on the configuration jumper (J1A1). After the computer is powered-on, the BIOS attempts to upgrade or recover the BIOS data from a floppy diskette in the floppy drive. If a diskette is not in the boot drive, the BIOS runs the POST, does not boot the operating system, and displays a message that the jumper is not properly installed. If the recovery fails with a diskette in the boot drive, a beep code indicates that the recovery failed.

For the configuration changes to take effect after a successful recovery, power down the computer, set the configuration jumper to normal mode (see Section 1.15.1), and boot the computer.

# 1.16 NLX Card Edge Connector

The NLX riser connector on the motherboard consists of a 340 (2x170) position and a supplemental 26 (2x13) position gold finger contact. All edge connector pin definitions are defined in the NLX specification, version 1.2.

According to the NLX specification, the motherboard edge connector provides the following:

- PCI signals (the motherboard supports up to four PCI devices)
- ISA signals
- 2 IDE channels
- 1 floppy drive
- Infrared signals
- Miscellaneous front panel signals
- Power connection for the motherboard

See Section 6.2 for information about the NLX Specification.

Table 9, Table 10, and Table 11 specify the pinouts located on the primary connector; Table 12 specifies the pinouts located on the supplemental connector. All edge connector pin definitions are defined in the NLX specification, version 1.2.

Table 9. PCI Segment, Riser Interconnect Pin-out

| Pin# | Signal Name | Type | I/O | Termination | Pin | Signal Name | Type  | I/O | Termination |
|------|-------------|------|-----|-------------|-----|-------------|-------|-----|-------------|
| A1   | -12V        | PWR  | NA  | NA          | B1  | PCSPKR_RT   | AUDIO | 0   | NA          |
| A2   | REQ4#       | PCI  | I   | RIS         | B2  | +12V        | PWR   | NA  | NA          |
| А3   | +12V        | PWR  | NA  | NA          | В3  | PCSPKR_LFT  | AUDIO | 0   | NA          |
| A4   | GNT4#       | PCI  | 0   | RIS         | B4  | +12V        | PWR   | NA  | NA          |
| A5   | 3.3VDC      | PWR  | NA  | NA          | B5  | PCICLK0     | PCI   | 0   | MB          |
| A6   | PCIINT3#    | PCI  | I   | RIS         | B6  | GND         | PWR   | NA  | NA          |
| A7   | 3.3VDC      | PWR  | NA  | NA          | B7  | PCICLK1     | PCI   | 0   | MB          |
| A8   | PCIINT0#    | PCI  | I   | RIS         | B8  | SER_IRQ     | MISC  | I/O | MB          |
| A9   | PCIINT1#    | PCI  | I   | RIS         | B9  | PCIINT2#    | PCI   | I   | RIS         |
| A10  | PCICLK2     | PCI  | 0   | МВ          | B10 | 3.3VDC      | PWR   | NA  | NA          |
| A11  | 3.3VDC      | PWR  | NA  | NA          | B11 | PCICLK3     | PCI   | 0   | MB          |
| A12  | PCI_RST#    | PCI  | 0   | МВ          | B12 | GND         | PWR   | NA  | NA          |
| A13  | GNT0#       | PCI  | 0   | RIS         | B13 | GNT3#       | PCI   | 0   | RIS         |
| A14  | PCICLK4     | PCI  | 0   | МВ          | B14 | 3.3VDC      | PWR   | NA  | NA          |
| A15  | GND         | PWR  | NA  | NA          | B15 | GNT2#       | PCI   | 0   | RIS         |
| A16  | GNT1#       | PCI  | 0   | RIS         | B16 | AD[31]      | PCI   | I/O | RIS         |

PCI Segment, Riser Interconnect Pin-out (continued) Table 9.

| Pin# | Signal Name | Туре | I/O | Termination | Pin | Signal Name | Туре | I/O | Termination |
|------|-------------|------|-----|-------------|-----|-------------|------|-----|-------------|
| A17  | 3.3VDC      | PWR  | NA  | NA          | B17 | REQ0#       | PCI  | I   | RIS         |
| A18  | REQ2#       | PCI  | I   | RIS         | B18 | GND         | PWR  | NA  | NA          |
| A19  | REQ3#       | PCI  | ı   | RIS         | B19 | AD[29]      | PCI  | I/O | RIS         |
| A20  | AD[30]      | PCI  | I/O | RIS         | B20 | AD[28]      | PCI  | I/O | RIS         |
| A21  | GND         | PWR  | NA  | NA          | B21 | AD[26]      | PCI  | I/O | RIS         |
| A22  | AD[25]      | PCI  | I/O | RIS         | B22 | 3.3VDC      | PWR  | NA  | NA          |
| A23  | REQ1#       | PCI  | I   | RIS         | B23 | AD[24]      | PCI  | I/O | RIS         |
| A24  | AD[27]      | PCI  | I/O | RIS         | B24 | C/BE[3]#    | PCI  | I/O | RIS         |
| A25  | 3.3VDC      | PWR  | NA  | NA          | B25 | AD[22]      | PCI  | I/O | RIS         |
| A26  | AD[23]      | PCI  | I/O | RIS         | B26 | GND         | PWR  | NA  | NA          |
| A27  | AD[20]      | PCI  | I/O | RIS         | B27 | AD[21]      | PCI  | I/O | RIS         |
| A28  | AD[18]      | PCI  | I/O | RIS         | B28 | AD[19]      | PCI  | I/O | RIS         |
| A29  | GND         | PWR  | NA  | NA          | B29 | AD[16]      | PCI  | I/O | RIS         |
| A30  | AD[17]      | PCI  | I/O | RIS         | B30 | 3.3VDC      | PWR  | NA  | NA          |
| A31  | IRDY#       | PCI  | I/O | RIS         | B31 | C/BE[2]#    | PCI  | I/O | RIS         |
| A32  | DEVSEL#     | PCI  | I/O | RIS         | B32 | FRAME#      | PCI  | I/O | RIS         |
| A33  | 3.3VDC      | PWR  | NA  | NA          | B33 | TRDY#       | PCI  | I/O | RIS         |
| A34  | STOP#       | PCI  | I/O | RIS         | B34 | GND         | PWR  | NA  | NA          |
| A35  | PERR#       | PCI  | I/O | RIS         | B35 | SDONE       | PCI  | I/O | RIS         |
| A36  | SERR#       | PCI  | I/O | RIS         | B36 | LOCK#       | PCI  | I/O | RIS         |
| A37  | GND         | PWR  | NA  | NA          | B37 | SBO#        | PCI  | I/O | RIS         |
| A38  | C/BE[1]#    | PCI  | I/O | RIS         | B38 | 3.3VDC      | PWR  | NA  | NA          |
| A39  | AD[13]      | PCI` | I/O | RIS         | B39 | AD[15]      | PCI  | I/O | RIS         |
| A40  | AD[10]      | PCI  | I/O | RIS         | B40 | PAR         | PCI  | I/O | RIS         |
| A41  | GND         | PWR  | NA  | NA          | B41 | AD[14]      | PCI  | I/O | RIS         |
| A42  | C/BE[0]#    | PCI  | I/O | RIS         | B42 | GND         | PWR  | NA  | NA          |
| A43  | AD[00]      | PCI  | I/O | RIS         | B43 | AD[11]      | PCI  | I/O | RIS         |
| A44  | AD[06]      | PCI  | I/O | RIS         | B44 | AD[12]      | PCI  | I/O | RIS         |
| A45  | 3.3VDC      | PWR  | NA  | NA          | B45 | AD[09]      | PCI  | I/O | RIS         |
| A46  | AD[05]      | PCI  | I/O | RIS         | B46 | 3.3VDC      | PWR  | NA  | NA          |
| A47  | AD[01]      | PCI  | I/O | RIS         | B47 | AD[08]      | PCI  | I/O | RIS         |
| A48  | AD[03]      | PCI  | I/O | RIS         | B48 | AD[07]      | PCI  | I/O | RIS         |
| A49  | GND         | PWR  | NA  | NA          | B49 | AD[04]      | PCI  | I/O | RIS         |
| A50  | AD[02]      | PCI  | I/O | RIS         | B50 | GND         | PWR  | NA  | NA          |
| A51  | 5VDC        | PWR  | NA  | NA          | B51 | PCI_PM#     | PCI  | I/O | MB          |

I/O Column Definitions Relative to Motherboard

O = Output from motherboard to riser

I = Input from riser to motherboard

Termination Column Definitions:

MB = Termination/Pullup/Pulldown/debounce is on Motherboard RIS = Termination/Pullup/Pulldown is on Riser card

N/A = Not on Motherboard or Riser

Table 10. ISA Segment, Riser Interconnect Pin-out

| A52         RSTDRV         ISA         O         MB         B52         5VDC         PWR         NA         NA           A53         IOCHK#         ISA         I         MB         B53         IRQ9         ISA         O         MB           A54         SD[6]         ISA         I/O         MB         B54         DRQ2         ISA         I         MB           A55         SD[7]         ISA         I/O         MB         B56         OWS#         ISA         I/O         MB           A57         SVDC         PWR         NA         NA         B57         SD[1]         ISA         I/O         MB           A58         SD[2]         ISA         I/O         MB         B58         AEN         ISA         I/O         MB           A59         SD[5]         ISA         I/O         MB         B59         IOCHRDY         ISA         I         MB           A60         SD[0]         ISA         I/O         MB         B69         IOCHRDY         ISA         I/O         MB           A62         SA[19]         ISA         I/O         MB         B61         SMEMR#         ISA         I/O  | Pin | Signal Name | Туре | I/O | Termination | Pin | Signal Name | Туре | I/O | Termination |
|--|-----|-------------|------|-----|-------------|-----|-------------|------|-----|-------------|
| A544         SD[6]         ISA         I/O         MB         B54         DRQ2         ISA         I         MB           A55         SD[7]         ISA         I/O         MB         B55         SD[3]         ISA         I/O         MB           A56         SD[4]         ISA         I/O         MB         B56         OWS#         ISA         I         MB           A57         5VDC         PWR         NA         NA         B57         SD[1]         ISA         I/O         MB           A58         SD[2]         ISA         I/O         MB         B58         AEN         ISA         I/O         MB           A59         SD[6]         ISA         I/O         MB         B59         IOCHRDY         ISA         I         MB           A60         SD[0]         ISA         I/O         MB         B60         SA[18]         ISA         I/O         MB           A61         SMEMW#         ISA         O         MB         B61         SMEMR#         ISA         O         MB           A62         SA[19]         ISA         I/O         MB         B62         SA[16]         ISA         I/O   | A52 | RSTDRV      | ISA  | 0   | MB          | B52 | 5VDC        | PWR  | NA  | NA          |
| A55         SD[7]         ISA         I/O         MB         B55         SD[3]         ISA         I/O         MB           A56         SD[4]         ISA         I/O         MB         B56         OWS#         ISA         I         MB           A57         5VDC         PWR         NA         NA         B57         SD[1]         ISA         I/O         MB           A58         SD[2]         ISA         I/O         MB         B58         AEN         ISA         O         MB           A59         SD[5]         ISA         I/O         MB         B59         IOCHRDY         ISA         I         MB           A60         SD[0]         ISA         I/O         MB         B60         SA[18]         ISA         I/O         MB           A61         SMEMW#         ISA         O         MB         B61         SMEMR#         ISA         O         MB           A62         SA[19]         ISA         I/O         MB         B62         SA[16]         ISA         I/O         MB           A63         IOW#         ISA         I/O         MB         B63         IOR#         ISA         I/O   | A53 | IOCHK#      | ISA  | I   | MB          | B53 | IRQ9        | ISA  | 0   | МВ          |
| A56         SD[4]         ISA         I/O         MB         B56         OWS#         ISA         I         MB           A57         5VDC         PWR         NA         NA         B57         SD[1]         ISA         I/O         MB           A58         SD[2]         ISA         I/O         MB         B58         AEN         ISA         O         MB           A59         SD[5]         ISA         I/O         MB         B59         IOCHRDY         ISA         I         MB           A60         SD[0]         ISA         I/O         MB         B60         SA[18]         ISA         I/O         MB           A61         SMEMW#         ISA         O         MB         B61         SMEMR#         ISA         O         MB           A62         SA[19]         ISA         I/O         MB         B62         SA[16]         ISA         I/O         MB           A63         IOW#         ISA         I/O         MB         B63         IOR#         ISA         I/O         MB           A64         SA[17]         ISA         I/O         MB         B64         DRQ3         ISA         I   | A54 | SD[6]       | ISA  | I/O | MB          | B54 | DRQ2        | ISA  | I   | МВ          |
| A57         5VDC         PWR         NA         NA         B57         SD[1]         ISA         I/O         MB           A58         SD[2]         ISA         I/O         MB         B58         AEN         ISA         O         MB           A59         SD[5]         ISA         I/O         MB         B59         IOCHRDY         ISA         I         MB           A60         SD[0]         ISA         I/O         MB         B60         SA[18]         ISA         I/O         MB           A61         SMEMW#         ISA         O         MB         B61         SMEMR#         ISA         O         MB           A62         SA[19]         ISA         I/O         MB         B62         SA[16]         ISA         I/O         MB           A62         SA[19]         ISA         I/O         MB         B62         SA[16]         ISA         I/O         MB           A63         IOW#         ISA         I/O         MB         B63         IOR#         ISA         I/O         MB           A64         SA[17]         ISA         I/O         MB         B66         GND         PWR         NA  | A55 | SD[7]       | ISA  | I/O | MB          | B55 | SD[3]       | ISA  | I/O | МВ          |
| A58         SD[2]         ISA         I/O         MB         B58         AEN         ISA         O         MB           A59         SD[5]         ISA         I/O         MB         B59         IOCHRDY         ISA         I         MB           A60         SD[0]         ISA         I/O         MB         B60         SA[18]         ISA         I/O         MB           A61         SMEMW#         ISA         O         MB         B61         SMEMR#         ISA         O         MB           A62         SA[19]         ISA         I/O         MB         B62         SA[16]         ISA         I/O         MB           A62         SA[19]         ISA         I/O         MB         B63         IOR#         ISA         I/O         MB           A63         IOW#         ISA         I/O         MB         B63         IOR#         ISA         I/O         MB           A64         SA[17]         ISA         I/O         MB         B65         SA[15]         ISA         I/O         MB           A65         GND         PWR         NA         NA         B66         GND         PWR         NA  | A56 | SD[4]       | ISA  | I/O | MB          | B56 | 0WS#        | ISA  | I   | МВ          |
| A59         SD[5]         ISA         I/O         MB         B59         IOCHRDY         ISA         I         MB           A60         SD[0]         ISA         I/O         MB         B60         SA[18]         ISA         I/O         MB           A61         SMEMW#         ISA         O         MB         B61         SMEMR#         ISA         O         MB           A62         SA[19]         ISA         I/O         MB         B62         SA[16]         ISA         I/O         MB           A63         IOW#         ISA         I/O         MB         B63         IOR#         ISA         I/O         MB           A64         SA[17]         ISA         I/O         MB         B64         DRQ3         ISA         I         MB           A65         GND         PWR         NA         NA         B65         SA[15]         ISA         I/O         MB           A66         DACK#3         ISA         O         MB         B66         GND         PWR         NA         NA           A67         SA[14]         ISA         I/O         MB         B67         SA[13]         ISA         I/O  | A57 | 5VDC        | PWR  | NA  | NA          | B57 | SD[1]       | ISA  | I/O | МВ          |
| A60         SD[0]         ISA         I/O         MB         B60         SA[18]         ISA         I/O         MB           A61         SMEMW#         ISA         O         MB         B61         SMEMR#         ISA         O         MB           A62         SA[19]         ISA         I/O         MB         B62         SA[16]         ISA         I/O         MB           A63         IOW#         ISA         I/O         MB         B63         IOR#         ISA         I/O         MB           A64         SA[17]         ISA         I/O         MB         B64         DRQ3         ISA         I         MB           A65         GND         PWR         NA         NA         B65         SA[15]         ISA         I/O         MB           A66         DACK#3         ISA         O         MB         B66         GND         PWR         NA         NA           A67         SA[14]         ISA         I/O         MB         B67         SA[13]         ISA         I/O         MB           A68         DACK1#         ISA         O         MB         B68         5VDC         PWR         NA   | A58 | SD[2]       | ISA  | I/O | MB          | B58 | AEN         | ISA  | 0   | МВ          |
| A61         SMEMW#         ISA         O         MB         B61         SMEMR#         ISA         O         MB           A62         SA[19]         ISA         I/O         MB         B62         SA[16]         ISA         I/O         MB           A63         IOW#         ISA         I/O         MB         B63         IOR#         ISA         I/O         MB           A64         SA[17]         ISA         I/O         MB         B64         DRQ3         ISA         I         MB           A65         GND         PWR         NA         NA         B65         SA[15]         ISA         I/O         MB           A66         DACK#3         ISA         O         MB         B66         GND         PWR         NA         NA           A67         SA[14]         ISA         I/O         MB         B67         SA[13]         ISA         I/O         MB           A68         DACK1#         ISA         I         MB         B68         5VDC         PWR         NA         NA           A69         DRQ1         ISA         I         MB         B70         SA[11]         ISA         I/O  | A59 | SD[5]       | ISA  | I/O | MB          | B59 | IOCHRDY     | ISA  | I   | MB          |
| A62         SA[19]         ISA         I/O         MB         B62         SA[16]         ISA         I/O         MB           A63         IOW#         ISA         I/O         MB         B63         IOR#         ISA         I/O         MB           A64         SA[17]         ISA         I/O         MB         B64         DRQ3         ISA         I         MB           A65         GND         PWR         NA         NA         B65         SA[15]         ISA         I/O         MB           A66         DACK#3         ISA         O         MB         B66         GND         PWR         NA         NA           A67         SA[14]         ISA         I/O         MB         B66         GND         PWR         NA         NA           A67         SA[14]         ISA         I/O         MB         B67         SA[13]         ISA         I/O         MB           A68         DACK1#         ISA         O         MB         B68         5VDC         PWR         NA         NA           A70         SA[12]         ISA         I/O         MB         B70         SA[11]         ISA         I/O  | A60 | SD[0]       | ISA  | I/O | MB          | B60 | SA[18]      | ISA  | I/O | МВ          |
| A63         IOW#         ISA         I/O         MB         B63         IOR#         ISA         I/O         MB           A64         SA[17]         ISA         I/O         MB         B64         DRQ3         ISA         I         MB           A65         GND         PWR         NA         NA         B65         SA[15]         ISA         I/O         MB           A66         DACK#3         ISA         O         MB         B66         GND         PWR         NA         NA           A67         SA[14]         ISA         I/O         MB         B66         GND         PWR         NA         NA           A67         SA[14]         ISA         I/O         MB         B67         SA[13]         ISA         I/O         MB           A68         DACK1#         ISA         O         MB         B68         5VDC         PWR         NA         NA           A69         DRQ1         ISA         I         MB         B69         REFRESH#         ISA         I/O         MB           A70         SA[12]         ISA         I/O         MB         B70         SA[11]         ISA         I/O  | A61 | SMEMW#      | ISA  | 0   | MB          | B61 | SMEMR#      | ISA  | 0   | MB          |
| A64         SA[17]         ISA         I/O         MB         B64         DRQ3         ISA         I         MB           A65         GND         PWR         NA         NA         B65         SA[15]         ISA         I/O         MB           A66         DACK#3         ISA         O         MB         B66         GND         PWR         NA         NA           A67         SA[14]         ISA         I/O         MB         B67         SA[13]         ISA         I/O         MB           A68         DACK1#         ISA         O         MB         B68         5VDC         PWR         NA         NA           A69         DRQ1         ISA         I         MB         B69         REFRESH#         ISA         I/O         MB           A70         SA[12]         ISA         I/O         MB         B70         SA[11]         ISA         I/O         MB           A71         SYSCLK         ISA         O         MB         B71         SA[10]         ISA         I/O         MB           A72         SA[9]         ISA         I/O         MB         B72         IRQ7         ISA         I   | A62 | SA[19]      | ISA  | I/O | MB          | B62 | SA[16]      | ISA  | I/O | МВ          |
| A65 GND PWR NA NA B65 SA[15] ISA I/O MB A66 DACK#3 ISA O MB B66 GND PWR NA NA A67 SA[14] ISA I/O MB B67 SA[13] ISA I/O MB A68 DACK1# ISA O MB B68 5VDC PWR NA NA A69 DRQ1 ISA I MB B69 REFRESH# ISA I/O MB A70 SA[12] ISA I/O MB B70 SA[11] ISA I/O MB A71 SYSCLK ISA O MB B71 SA[10] ISA I/O MB A72 SA[9] ISA I/O MB B72 IRQ7 ISA I MB A73 5VDC PWR NA NA B73 IRQ6 ISA I MB A74 IRQ5 ISA I MB B75 SA[6] ISA I/O MB A75 SA[7] ISA I/O MB B76 DACK2# ISA O MB A76 IRQ3 ISA I MB B77 SA[4] ISA I/O MB A77 IRQ4 ISA I MB B78 GND PWR NA NA A79 TC ISA O MB B79 SA[3] ISA I/O MB A80 BALE ISA O MB B79 SA[2] ISA I/O MB  | A63 | IOW#        | ISA  | I/O | MB          | B63 | IOR#        | ISA  | I/O | MB          |
| A66         DACK#3         ISA         O         MB         B66         GND         PWR         NA         NA           A67         SA[14]         ISA         I/O         MB         B67         SA[13]         ISA         I/O         MB           A68         DACK1#         ISA         O         MB         B68         5VDC         PWR         NA         NA           A69         DRQ1         ISA         I         MB         B69         REFRESH#         ISA         I/O         MB           A70         SA[12]         ISA         I/O         MB         B70         SA[11]         ISA         I/O         MB           A71         SYSCLK         ISA         O         MB         B71         SA[10]         ISA         I/O         MB           A72         SA[9]         ISA         I/O         MB         B72         IRQ7         ISA         I         MB           A73         5VDC         PWR         NA         NA         B73         IRQ6         ISA         I         MB           A74         IRQ5         ISA         I         MB         B74         SA[8]         ISA         I/O         <   | A64 | SA[17]      | ISA  | I/O | MB          | B64 | DRQ3        | ISA  | I   | MB          |
| A67         SA[14]         ISA         I/O         MB         B67         SA[13]         ISA         I/O         MB           A68         DACK1#         ISA         O         MB         B68         5VDC         PWR         NA         NA           A69         DRQ1         ISA         I         MB         B69         REFRESH#         ISA         I/O         MB           A70         SA[12]         ISA         I/O         MB         B70         SA[11]         ISA         I/O         MB           A71         SYSCLK         ISA         O         MB         B71         SA[10]         ISA         I/O         MB           A72         SA[9]         ISA         I/O         MB         B72         IRQ7         ISA         I         MB           A73         5VDC         PWR         NA         NA         B73         IRQ6         ISA         I         MB           A74         IRQ5         ISA         I         MB         B74         SA[8]         ISA         I/O         MB           A75         SA[7]         ISA         I/O         MB         B75         SA[6]         ISA         I/O   | A65 | GND         | PWR  | NA  | NA          | B65 | SA[15]      | ISA  | I/O | MB          |
| A68         DACK1#         ISA         O         MB         B68         5VDC         PWR         NA         NA           A69         DRQ1         ISA         I         MB         B69         REFRESH#         ISA         I/O         MB           A70         SA[12]         ISA         I/O         MB         B70         SA[11]         ISA         I/O         MB           A71         SYSCLK         ISA         O         MB         B71         SA[10]         ISA         I/O         MB           A72         SA[9]         ISA         I/O         MB         B72         IRQ7         ISA         I         MB           A73         5VDC         PWR         NA         NA         B73         IRQ6         ISA         I         MB           A74         IRQ5         ISA         I         MB         B74         SA[8]         ISA         I/O         MB           A75         SA[7]         ISA         I/O         MB         B75         SA[6]         ISA         I/O         MB           A76         IRQ3         ISA         I         MB         B76         DACK2#         ISA         O <td< td=""><td>A66</td><td>DACK#3</td><td>ISA</td><td>0</td><td>MB</td><td>B66</td><td>GND</td><td>PWR</td><td>NA</td><td>NA</td></td<>       | A66 | DACK#3      | ISA  | 0   | MB          | B66 | GND         | PWR  | NA  | NA          |
| A69         DRQ1         ISA         I         MB         B69         REFRESH#         ISA         I/O         MB           A70         SA[12]         ISA         I/O         MB         B70         SA[11]         ISA         I/O         MB           A71         SYSCLK         ISA         O         MB         B71         SA[10]         ISA         I/O         MB           A72         SA[9]         ISA         I/O         MB         B72         IRQ7         ISA         I         MB           A73         5VDC         PWR         NA         NA         B73         IRQ6         ISA         I         MB           A74         IRQ5         ISA         I         MB         B74         SA[8]         ISA         I/O         MB           A75         SA[7]         ISA         I/O         MB         B75         SA[6]         ISA         I/O         MB           A76         IRQ3         ISA         I         MB         B76         DACK2#         ISA         O         MB           A78         SA[5]         ISA         I/O         MB         B78         GND         PWR         NA <td< td=""><td>A67</td><td>SA[14]</td><td>ISA</td><td>I/O</td><td>MB</td><td>B67</td><td>SA[13]</td><td>ISA</td><td>I/O</td><td>МВ</td></td<> | A67 | SA[14]      | ISA  | I/O | MB          | B67 | SA[13]      | ISA  | I/O | МВ          |
| A70         SA[12]         ISA         I/O         MB         B70         SA[11]         ISA         I/O         MB           A71         SYSCLK         ISA         O         MB         B71         SA[10]         ISA         I/O         MB           A72         SA[9]         ISA         I/O         MB         B72         IRQ7         ISA         I         MB           A73         5VDC         PWR         NA         NA         B73         IRQ6         ISA         I         MB           A74         IRQ5         ISA         I         MB         B74         SA[8]         ISA         I/O         MB           A75         SA[7]         ISA         I/O         MB         B75         SA[6]         ISA         I/O         MB           A76         IRQ3         ISA         I         MB         B76         DACK2#         ISA         O         MB           A77         IRQ4         ISA         I         MB         B77         SA[4]         ISA         I/O         MB           A78         SA[5]         ISA         I/O         MB         B79         SA[3]         ISA         I/O <td< td=""><td>A68</td><td>DACK1#</td><td>ISA</td><td>0</td><td>MB</td><td>B68</td><td>5VDC</td><td>PWR</td><td>NA</td><td>NA</td></td<>      | A68 | DACK1#      | ISA  | 0   | MB          | B68 | 5VDC        | PWR  | NA  | NA          |
| A71 SYSCLK ISA O MB B71 SA[10] ISA I/O MB A72 SA[9] ISA I/O MB B72 IRQ7 ISA I MB A73 5VDC PWR NA NA NA B73 IRQ6 ISA I MB A74 IRQ5 ISA I MB B74 SA[8] ISA I/O MB A75 SA[7] ISA I/O MB B75 SA[6] ISA I/O MB A76 IRQ3 ISA I MB B76 DACK2# ISA O MB A77 IRQ4 ISA I MB B77 SA[4] ISA I/O MB A78 SA[5] ISA I/O MB B78 GND PWR NA NA A79 TC ISA O MB B79 SA[3] ISA I/O MB A80 BALE ISA O MB B80 SA[2] ISA I/O MB  | A69 | DRQ1        | ISA  | I   | MB          | B69 | REFRESH#    | ISA  | I/O | MB          |
| A72         SA[9]         ISA         I/O         MB         B72         IRQ7         ISA         I         MB           A73         5VDC         PWR         NA         NA         B73         IRQ6         ISA         I         MB           A74         IRQ5         ISA         I         MB         B74         SA[8]         ISA         I/O         MB           A75         SA[7]         ISA         I/O         MB         B75         SA[6]         ISA         I/O         MB           A76         IRQ3         ISA         I         MB         B76         DACK2#         ISA         O         MB           A77         IRQ4         ISA         I         MB         B77         SA[4]         ISA         I/O         MB           A78         SA[5]         ISA         I/O         MB         B78         GND         PWR         NA         NA           A79         TC         ISA         O         MB         B79         SA[3]         ISA         I/O         MB           A80         BALE         ISA         O         MB         B80         SA[2]         ISA         I/O         MB   | A70 | SA[12]      | ISA  | I/O | MB          | B70 | SA[11]      | ISA  | I/O | MB          |
| A73         5VDC         PWR         NA         NA         B73         IRQ6         ISA         I         MB           A74         IRQ5         ISA         I         MB         B74         SA[8]         ISA         I/O         MB           A75         SA[7]         ISA         I/O         MB         B75         SA[6]         ISA         I/O         MB           A76         IRQ3         ISA         I         MB         B76         DACK2#         ISA         O         MB           A77         IRQ4         ISA         I         MB         B77         SA[4]         ISA         I/O         MB           A78         SA[5]         ISA         I/O         MB         B78         GND         PWR         NA         NA           A79         TC         ISA         O         MB         B79         SA[3]         ISA         I/O         MB           A80         BALE         ISA         O         MB         B80         SA[2]         ISA         I/O         MB  | A71 | SYSCLK      | ISA  | 0   | MB          | B71 | SA[10]      | ISA  | I/O | МВ          |
| A74         IRQ5         ISA         I         MB         B74         SA[8]         ISA         I/O         MB           A75         SA[7]         ISA         I/O         MB         B75         SA[6]         ISA         I/O         MB           A76         IRQ3         ISA         I         MB         B76         DACK2#         ISA         O         MB           A77         IRQ4         ISA         I         MB         B77         SA[4]         ISA         I/O         MB           A78         SA[5]         ISA         I/O         MB         B78         GND         PWR         NA         NA           A79         TC         ISA         O         MB         B79         SA[3]         ISA         I/O         MB           A80         BALE         ISA         O         MB         B80         SA[2]         ISA         I/O         MB   | A72 | SA[9]       | ISA  | I/O | MB          | B72 | IRQ7        | ISA  | I   | МВ          |
| A75         SA[7]         ISA         I/O         MB         B75         SA[6]         ISA         I/O         MB           A76         IRQ3         ISA         I         MB         B76         DACK2#         ISA         O         MB           A77         IRQ4         ISA         I         MB         B77         SA[4]         ISA         I/O         MB           A78         SA[5]         ISA         I/O         MB         B78         GND         PWR         NA         NA           A79         TC         ISA         O         MB         B79         SA[3]         ISA         I/O         MB           A80         BALE         ISA         O         MB         B80         SA[2]         ISA         I/O         MB  | A73 | 5VDC        | PWR  | NA  | NA          | B73 | IRQ6        | ISA  | ı   | MB          |
| A76         IRQ3         ISA         I         MB         B76         DACK2#         ISA         O         MB           A77         IRQ4         ISA         I         MB         B77         SA[4]         ISA         I/O         MB           A78         SA[5]         ISA         I/O         MB         B78         GND         PWR         NA         NA           A79         TC         ISA         O         MB         B79         SA[3]         ISA         I/O         MB           A80         BALE         ISA         O         MB         B80         SA[2]         ISA         I/O         MB  | A74 | IRQ5        | ISA  | I   | MB          | B74 | SA[8]       | ISA  | I/O | MB          |
| A77         IRQ4         ISA         I         MB         B77         SA[4]         ISA         I/O         MB           A78         SA[5]         ISA         I/O         MB         B78         GND         PWR         NA         NA           A79         TC         ISA         O         MB         B79         SA[3]         ISA         I/O         MB           A80         BALE         ISA         O         MB         B80         SA[2]         ISA         I/O         MB  | A75 | SA[7]       | ISA  | I/O | MB          | B75 | SA[6]       | ISA  | I/O | MB          |
| A78         SA[5]         ISA         I/O         MB         B78         GND         PWR         NA         NA           A79         TC         ISA         O         MB         B79         SA[3]         ISA         I/O         MB           A80         BALE         ISA         O         MB         B80         SA[2]         ISA         I/O         MB   | A76 | IRQ3        | ISA  | I   | MB          | B76 | DACK2#      | ISA  | 0   | MB          |
| A79         TC         ISA         O         MB         B79         SA[3]         ISA         I/O         MB           A80         BALE         ISA         O         MB         B80         SA[2]         ISA         I/O         MB  | A77 | IRQ4        | ISA  | I   | MB          | B77 | SA[4]       | ISA  | I/O | MB          |
| A80 BALE ISA O MB B80 SA[2] ISA I/O MB   | A78 | SA[5]       | ISA  | I/O | MB          | B78 | GND         | PWR  | NA  | NA          |
|  | A79 | TC          | ISA  | 0   | MB          | B79 | SA[3]       | ISA  | I/O | MB          |
|  | A80 | BALE        | ISA  | 0   | MB          | B80 | SA[2]       | ISA  | I/O | MB          |
| A81   GND   PWR   NA   NA   B81   SA[1]   ISA   I/O   MB   | A81 | GND         | PWR  | NA  | NA          | B81 | SA[1]       | ISA  | I/O | MB          |
| A82 OSC ISA O MB B82 SA[0] ISA I/O MB  | A82 | OSC         | ISA  | 0   | MB          | B82 | SA[0]       | ISA  | I/O | MB          |
| A83 IOCS16# ISA I MB B83 SBHE# ISA I/O MB  | A83 | IOCS16#     | ISA  | I   | MB          | B83 | SBHE#       | ISA  | I/O | MB          |

Table 10. ISA Segment, Riser Interconnect Pin-out (continued)

| Pin  | Signal Name | Туре | I/O | Termination | Pin  | Signal Name | Туре | I/O | Termination |
|------|-------------|------|-----|-------------|------|-------------|------|-----|-------------|
| A84  | MEMCS16#    | ISA  | I   | MB          | B84  | LA[23]      | ISA  | I/O | MB          |
| A85  | IRQ11       | ISA  | I   | MB          | B85  | LA[22]      | ISA  | I/O | МВ          |
| A86  | IRQ10       | ISA  | I   | МВ          | B86  | LA[21]      | ISA  | I/O | МВ          |
| A87  | IRQ15       | ISA  | I   | МВ          | B87  | LA[20]      | ISA  | I/O | МВ          |
| A88  | IRQ12       | ISA  | I   | МВ          | B88  | LA[19]      | ISA  | I/O | МВ          |
| A89  | GND         | PWR  | NA  | NA          | B89  | LA[18]      | ISA  | I/O | МВ          |
| A90  | IRQ14       | ISA  | I   | МВ          | B90  | LA[17]      | ISA  | I/O | МВ          |
| A91  | DRQ0        | ISA  | I   | МВ          | B91  | DACK0#      | ISA  | 0   | МВ          |
| A92  | MEMR#       | ISA  | I/O | MB          | B92  | DACK5#      | ISA  | 0   | MB          |
| A93  | MEMW#       | ISA  | I/O | MB          | B93  | SD[8]       | ISA  | I/O | MB          |
| A94  | SD[9]       | ISA  | I/O | MB          | B94  | DACK6#      | ISA  | 0   | МВ          |
| A95  | DRQ5        | ISA  | I   | МВ          | B95  | SD[10]      | ISA  | I/O | МВ          |
| A96  | DRQ6        | ISA  | I   | МВ          | B96  | 5VDC        | PWR  | NA  | NA          |
| A97  | 5VDC        | PWR  | NA  | NA          | B97  | SD[11]      | ISA  | I/O | MB          |
| A98  | SD[12]      | ISA  | I/O | MB          | B98  | DRQ7        | ISA  | I   | МВ          |
| A99  | DACK7#      | ISA  | 0   | MB          | B99  | SD[13]      | ISA  | I/O | MB          |
| A100 | SD[14]      | ISA  | I/O | МВ          | B100 | SD[15]      | ISA  | I/O | МВ          |
| A101 | MASTER#     | ISA  | I   | MB          | B101 | GND         | PWR  | NA  | NA          |

I/O Column Definitions Relative to Motherboard

Termination Column Definitions:

MB = Termination/Pullup/Pulldown/debounce is on Motherboard

RIS = Termination/Pullup/Pulldown is on Riser card

N/A = Not on Motherboard or Riser

Table 11. IDE, Floppy, and Front Panel Section, Riser Interconnect Pin-out

| Pin  | Signal Name | Туре | 1/0 | Termination | Pin  | Signal Name | Туре | I/O | Termination |
|------|-------------|------|-----|-------------|------|-------------|------|-----|-------------|
| A102 | IDEA_DD8    | IDE  | I/O | MB          | B102 | GND         | PWR  | NA  | NA          |
| A103 | IDEA_RESET# | IDE  | 0   | MB          | B103 | IDEA_DD7    | IDE  | I/O | MB          |
| A104 | IDEA_DD9    | IDE  | I/O | MB          | B104 | IDEA_DD6    | IDE  | I/O | MB          |
| A105 | 5VDC        | PWR  | NA  | NA          | B105 | IDEA_DD5    | IDE  | I/O | MB          |
| A106 | IDEA_DD4    | IDE  | I/O | MB          | B106 | IDEA_DD11   | IDE  | I/O | MB          |
| A107 | IDEA_DD10   | IDE  | I/O | MB          | B107 | IDEA_DD12   | IDE  | I/O | MB          |
| A108 | IDEA_DD3    | IDE  | I/O | MB          | B108 | GND         | PWR  | NA  | NA          |
| A109 | IDEA_DD13   | IDE  | I/O | MB          | B109 | IDEA_DD14   | IDE  | I/O | MB          |
| A110 | IDEA_DD1    | IDE  | I/O | МВ          | B110 | IDEA_DD2    | IDE  | I/O | МВ          |
| A111 | GND         | PWR  | NA  | NA          | B111 | IDEA_DD0    | IDE  | I/O | MB          |
| A112 | IDEA_DIOW#  | IDE  | 0   | MB          | B112 | IDEA_DD15   | IDE  | I/O | MB          |

O = Output from motherboard to riser

I = Input from riser to motherboard

Table 11. IDE, Floppy, and Front Panel Section, Riser Interconnect Pin-out (continued)

| Pin  | Signal Name | Туре   | I/O | Termination | Pin  | Signal Name | Туре   | 1/0 | Termination |
|------|-------------|--------|-----|-------------|------|-------------|--------|-----|-------------|
| A113 | IDEA_DMARQ  | IDE    | I   | MB          | B113 | IDEA_DIOR#  | IDE    | 0   | MB          |
| A114 | IDEA_IORDY  | IDE    | I   | MB          | B114 | IDEA_CSEL   | IDE    | 0   | MB          |
| A115 | IDEA_DMACK# | IDE    | 0   | MB          | B115 | IDEA_INTRQ  | IDE    | I   | MB          |
| A116 | RESERVED    | RES    | NA  | NA          | B116 | 5VDC        | PWR    | NA  | NA          |
| A117 | IDEA_DA2    | IDE    | 0   | MB          | B117 | IDEA_DA1    | IDE    | 0   | MB          |
| A118 | IDEA_CS0#   | IDE    | 0   | МВ          | B118 | IDEA_DA0    | IDE    | 0   | MB          |
| A119 | 5VDC        | PWR    | NA  | NA          | B119 | IDEA_CS1#   | IDE    | 0   | MB          |
| A120 | IDEA_DASP#  | IDE    | I   | RIS         | B120 | IDEB_DD8    | IDE    | I/O | МВ          |
| A121 | IDEB_RESET# | IDE    | 0   | MB          | B121 | IDEB_DD7    | IDE    | I/O | MB          |
| A122 | IDEB_DD9    | IDE    | I/O | MB          | B122 | GND         | PWR    | NA  | NA          |
| A123 | IDEB_DD6    | IDE    | I/O | MB          | B123 | IDEB_DD10   | IDE    | I/O | МВ          |
| A124 | IDEB_DD5    | IDE    | I/O | MB          | B124 | 5VDC        | PWR    | NA  | NA          |
| A125 | IDEB_DD11   | IDE    | I/O | MB          | B125 | IDEB_DD4    | IDE    | I/O | МВ          |
| A126 | IDEB_DD12   | IDE    | I/O | MB          | B126 | IDEB_DD3    | IDE    | I/O | МВ          |
| A127 | GND         | PWR    | NA  | NA          | B127 | IDEB_DD13   | IDE    | I/O | МВ          |
| A128 | IDEB_DD2    | IDE    | I/O | MB          | B128 | IDEB_DD14   | IDE    | I/O | МВ          |
| A129 | IDEB_DD15   | IDE    | I/O | MB          | B129 | IDEB_DD1    | IDE    | I/O | МВ          |
| A130 | IDEB_DIOW#  | IDE    | I/O | MB          | B130 | IDEB_DD0    | IDE    | I/O | MB          |
| A131 | IDEB_DMARQ  | IDE    | I   | MB          | B131 | IDEB_DIOR#  | IDE    | 0   | MB          |
| A132 | IDEB_IORDY  | IDE    | 1   | MB          | B132 | IDEB_CSEL   | IDE    | 0   | MB          |
| A133 | GND         | PWR    | NA  | NA          | B133 | IDEB_INTRQ  | IDE    | I   | MB          |
| A134 | IDEB_DMACK# | IDE    | 0   | MB          | B134 | IDEB_DA1    | IDE    | 0   | MB          |
| A135 | RESERVED    | RES    | NA  | NA          | B135 | IDEB_DA2    | IDE    | 0   | МВ          |
| A136 | IDEB_DA0    | IDE    | 0   | MB          | B136 | IDEB_CS1#   | IDE    | 0   | MB          |
| A137 | IDEB_CS0#   | IDE    | 0   | МВ          | B137 | IDEB_DASP#  | IDE    | I   | RIS         |
| A138 | DRV2#       | FLOPPY | GND | NA          | B138 | GND         | PWR    | NA  | NA          |
| A139 | 5VDC        | PWR    | NA  | NA          | B139 | DRATE0      | FLOPPY | 0   | NA          |
| A140 | RESERVED    | RES    | NA  | NA          | B140 | FDS1#       | FLOPPY | 0   | NA          |
| A141 | DENSEL      | FLOPPY | 0   | NA          | B141 | FDS0#       | FLOPPY | 0   | NA          |
| A142 | FDME0#      | FLOPPY | 0   | NA          | B142 | DIR#        | FLOPPY | 0   | NA          |
| A143 | INDX#       | FLOPPY | I   | RIS         | B143 | MSEN1       | FLOPPY | ı   | NA          |

Table 11. IDE, Floppy, and Front Panel Section, Riser Interconnect Pin-out (continued)

| Pin  | Signal Name       | Туре   | I/O | Termination | Pin  | Signal Name        | Туре   | 1/0 | Termination |
|------|-------------------|--------|-----|-------------|------|--------------------|--------|-----|-------------|
| A144 | FDME1#            | FLOPPY | 0   | NA          | B144 | GND                | PWR    | NA  | NA          |
| A145 | GND               | PWR    | NA  | NA          | B145 | WRDATA#            | FLOPPY | 0   | NA          |
| A146 | WE#               | FLOPPY | 0   | NA          | B146 | TRK0#              | FLOPPY | ı   | RIS         |
| A147 | STEP#             | FLOPPY | 0   | NA          | B147 | MSEN0              | FLOPPY | ı   | NA          |
| A148 | WP#               | FLOPPY | I   | RIS         | B148 | RDDATA#            | FLOPPY | ı   | RIS         |
| A149 | HDSEL#            | FLOPPY | 0   | NA          | B149 | DSKCHG#            | FLOPPY | I   | RIS         |
| A150 | SDA               | MISC   | I/O | MB          | B150 | GND                | PWR    | NA  | NA          |
| A151 | SCL               | MISC   | 0   | MB          | B151 | IRSL0              | MISC   | I/O | NA          |
| A152 | FAN_TACH1         | MISC   | I   | NA          | B152 | IRSL1              | MISC   | I/O | NA          |
| A153 | FAN_TACH2         | MISC   | I   | NA          | B153 | IRSL2              | MISC   | I/O | NA          |
| A154 | FAN_TACH3         | MISC   | I   | NA          | B154 | IRTX               | MISC   | I/O | NA          |
| A155 | FAN_CTL           | MISC   | 1   | NA          | B155 | IRRX               | MISC   | I/O | NA          |
| A156 | 5VDC              | PWR    | NA  | NA          | B156 | FP_SLEEP           | MISC   | ı   | MB          |
| A157 | USB1/3_N          | MISC   | I/O | RIS         | B157 | FP_RST#            | MISC   | ı   | MB          |
| A158 | USB1/3_P          | MISC   | I/O | RIS         | B158 | GND                | PWR    | NA  | NA          |
| A159 | USB1/3_OC#        | MISC   | I   | RIS         | B159 | PWRLED#            | MISC   | 0   | RIS         |
| A160 | USB2/4_N          | MISC   | I/O | RIS         | B160 | PWOK               | PWR    | ı   | NA          |
| A161 | USB2/4_P          | MISC   | I/O | RIS         | B161 | SOFT_ON/OFF#       | PWR    | ı   | MB          |
| A162 | USB2/4_OC#        | MISC   | 1   | RIS         | B162 | PS_ON#             | PWR    | 0   | NA          |
| A163 | GND               | PWR    | NA  | NA          | B163 | LAN_WAKE           | MISC   | ı   | MB          |
| A164 | VBAT              | MISC   | 0   | RIS         | B164 | LAN_ACTVY_<br>LED# | MISC   | 0   | NA          |
| A165 | TAMP_DET#         | MISC   | ı   | MB          | B165 | MDM_WAKE#          | MISC   | ı   | MB          |
| A166 | MSG_WAIT_<br>LED# | MISC   | 0   | RIS         | B166 | 1394_PWR           | PWR    | I   | NA          |
| A167 | 1394_GND          | PWR    | 0   | NA          | B167 | RESERVED           | RES    | NA  | NA          |
| A168 | RESERVED          | RES    | NA  | NA          | B168 | RESERVED           | RES    | NA  | NA          |
| A169 | 5VSB              | PWR    | 1   | NA          | B169 | RESERVED           | RES    | NA  | NA          |
| A170 | 3.3VSENSE         | PWR    | 0   | NA          | B170 | -5V                | PWR    | NA  | NA          |

I/O Column Definitions Relative to Motherboard

N/A = Not on Motherboard or Riser

O = Output from motherboard to riser

I = Input from riser to motherboard

Termination Column Definitions:

MB = Termination/Pullup/Pulldown/debounce is on Motherboard

RIS = Termination/Pullup/Pulldown is on Riser card

Table 12. Signals, NLX Riser with Supplemental Connector

| Pin | Signal Name   | Туре  | I/O * | Description  | Signal Type       |
|-----|---------------|-------|-------|--|-------------------|
| X1  | CD_IN_LT      | AUDIO | I     | CD-ROM line in left.   | Analog<br>1 V RMS |
| X2  | AGND          | PWR   | NA    | Low pass filtered ground for audio circuitry on the riser.   | NA                |
| Х3  | MIC_IN        | AUDIO | I     | Pre-amplified microphone input. Pre-amp circuitry to reside on riser or in microphone.   | Analog<br>1 V RMS |
| X4  | LINE_OUT_LT   | AUDIO | 0     | Analog line out left.  | Analog<br>1 V RMS |
| X5  | FP_SPKR_EN ** | AUDIO | I     | This signal indicates if headphones have been plugged into the front panel LINE OUT jack. The signal is connected to one of the wipers on the audio jack and is HIGH when the headphones are plugged into the front audio jack and LOW when they are not. The signal is pulled high through a pull-up on the motherboard (Typically 100K). | TTL               |
| X6  | VOL_DN# **    | AUDIO | I     | Connects to Volume Down switch on front panel, appropriate pull-up resistor on motherboard. The motherboard provides debounce protection and a pull-up resistor.   | TTL               |
| X7  | GND           | PWR   | NA    | Ground   | NA                |
| X8  | SMI# **       | SYS   | I     | System Management Interrupt that is an input to the motherboard.   | open drain        |
| X9  | RESERVED      | RES   | NA    | Reserved   | NA                |
| X10 | RESERVED      | RES   | NA    | Reserved   | NA                |
| X11 | RESERVED      | RES   | NA    | Reserved   | NA                |
| X12 | AGND          | PWR   | NA    | Low pass filtered ground for audio circuitry on the riser.   | NA                |
| X13 | MODEM_MIC     | AUDIO | 0     | Pre-amplified microphone mono output signal from motherboard to telephony device.  | Analog<br>1 V RMS |
| Y1  | CD_IN_RT      | AUDIO | I     | CD-ROM line in right.  | Analog<br>1 V RMS |
| Y2  | CD_IN_GND     | PWR   | ı     | Isolated CD-ROM Ground.  | NA                |
| Y3  | AVCC          | PWR   | 0     | Clean power from the motherboard to audio circuitry on the NLX riser; could be an isolated power source; 1.5 Ampere max. limitation because of the connector / gold finger limitation.   | 5-9 V DC          |
| Y4  | LINE_OUT_RT   | AUDIO | 0     | Analog line out right.   | Analog<br>1 V RMS |

Table 12. Signals, NLX Riser with Supplemental Connector (continued)

| Pin | Signal Name   | Туре  | I/O * | Description  | Signal Type      |
|-----|---------------|-------|-------|--|------------------|
| Y5  | FP_MIC_EN **  | AUDIO | I     | This signal indicates if a microphone has been plugged into the front panel MIC_IN jack. The signal is connected to a wiper on the MIC_IN jack and is LOW when the microphone is plugged in and HIGH when it is not. The signal is pulled LOW through a pull down on the motherboard (Typically 100K). | TTL              |
| Y6  | VOL_UP# **    | AUDIO | I     | Connects to Volume Up switch on front panel, appropriate pull-up resistor on motherboard. The motherboard provides debounce protection and a pull-up resistor.   | TTL              |
| Y7  | AC_RST# **    | AC'97 | 0     | AC'97 master H/W reset.  | TTL              |
| Y8  | AC_SD_IN **   | AC'97 | I     | Serial, time division, multiplexed, AC'97 input stream to the motherboard from the codec on the riser (output from the codec).   | TTL              |
| Y9  | GROUND        | PWR   | NA    | Digital (main motherboard) ground plane.   | NA               |
| Y10 | AC_SD_OUT **  | AC'97 | 0     | Serial, time division, multiplexed, AC'97 output from the motherboard to the codec on the riser (input to the codec).  | TTL              |
| Y11 | AC_SYNC **    | AC'97 | 0     | 48KHz fixed rate sample sync signal from the motherboard to the codec on the riser.  | TTL              |
| Y12 | AC_BIT_CLK ** | AC'97 | ı     | 12.288 MHz serial data clock.  | TTL              |
| Y13 | MODEM_SPKR    | AUDIO | 0     | Analog mono output signal from telephony device to motherboard.  | Analog<br>1V RMS |

<sup>\*</sup> I/O column: relative to motherboard, "O" = output, from motherboard to riser; "I" = input, from riser to motherboard.

## 1.17 Reliability

The Mean Time Between Failures (MTBF) data is calculated from predicted data at 55 °C.

Motherboard MTBF: 186,417 hours

<sup>\*\*</sup> These signals are not supported.

## 1.18 Environmental

**Table 13. Motherboard Environmental Specifications** 

| Parameter     | Specification   |                                    |                              |  |  |  |  |  |
|---------------|---|------------------------------------|------------------------------|--|--|--|--|--|
| Temperature   |   |                                    |                              |  |  |  |  |  |
| Non-Operating | -40 °C to +70 °C  |                                    |                              |  |  |  |  |  |
| Operating     | 0 °C to +55 °C  |                                    |                              |  |  |  |  |  |
| Shock         |   |                                    |                              |  |  |  |  |  |
| Unpackaged    | 50 G trapezoidal v  | vaveform                           |                              |  |  |  |  |  |
|               | Velocity change of 170 inches/second                                      |                                    |                              |  |  |  |  |  |
| Packaged      | Half sine 2 millisecond   |                                    |                              |  |  |  |  |  |
|               | Product Weight  | Free Fall (inches)                 | Velocity Change (inches/sec) |  |  |  |  |  |
|               | <20 lbs.  | 36                                 | 167                          |  |  |  |  |  |
|               | 21-40 lbs.  | 30                                 | 152                          |  |  |  |  |  |
|               | 41-80 lbs.  | 24                                 | 136                          |  |  |  |  |  |
|               | 81-100 lbs.   | 18                                 | 118                          |  |  |  |  |  |
| Vibration     |   | '                                  | '                            |  |  |  |  |  |
| Unpackaged    | 5 Hz to 20 Hz: 0.01g <sup>2</sup> Hz sloping up to 0.02 g <sup>2</sup> Hz |                                    |                              |  |  |  |  |  |
|               | 20 Hz to 500 Hz: 0.02g <sup>2</sup> Hz (flat)                             |                                    |                              |  |  |  |  |  |
| Packaged      | 10 Hz to 40 Hz : (  | 0.015g <sup>2</sup> Hz (flat)      |                              |  |  |  |  |  |
|               | 40 Hz to 500 Hz :   | 0.015g <sup>2</sup> Hz sloping dov | vn to 0.00015 g² Hz          |  |  |  |  |  |

### 1.19 Power Consumption

Tables 14 and 15 list voltage and current specifications for a computer that contains the motherboard, a 266 MHz Pentium II processor, 16 MB RAM, 512 KB cache, 3.5-inch floppy drive, 2.1 GB IDE hard drive, and a 8X IDE CD-ROM drive. This information is provided only as a guide for calculating approximate power usage with additional resources added.

Values for the Windows 95 desktop mode are measured at 640 x 480 x 256 colors and 60 Hz refresh rate. AC watts are measured with a typical 145 W supply, nominal input voltage and frequency, with true RMS wattmeter at the line input.

Table 14. DC Voltage

| DC Voltage        | Acceptable Tolerance |
|-------------------|----------------------|
| +3.3 V            | ± 4%                 |
| +5 V              | ± 5%                 |
| +5 V SB (standby) | ± 5%                 |
| -5 V              | ± 5%                 |
| +12 V             | ± 5%                 |
| -12 V             | ± 5%                 |

Table 15. Power Usage

|   | DC (amps) at: |        |       |       |       |       |  |
|---|---------------|--------|-------|-------|-------|-------|--|
| Mode  | AC (watts)    | +3.3 V | +5 V  | -5 V  | +12 V | -12 V |  |
| DOS prompt, APM disabled  | 63            | 1.2 A  | 4.5 A | 0.1 A | 0.7 A | 0.2 A |  |
| Windows 95 desktop, APM disabled                                    | 64            | 1.0 A  | 5.3 A | 0.1 A | 0.6 A | 0.2 A |  |
| Windows 95 desktop, APM enabled, in<br>System Management Mode (SMM) | 30            | 1.0 A  | 1.0 A | 0.1 A | 0.2 A | 0.2 A |  |

For typical configurations, the motherboard is designed to operate with at least a 200 W NLX power supply (see Section 6.2 for the specification). Use a higher wattage supply for heavily loaded configurations. The power supply must comply with the NLX power supply recommendations.

### 1.20 Regulatory Compliance

This printed circuit assembly complies with the following safety and EMI regulations when correctly installed in a compatible host system.

#### 1.20.1 **Safety**

#### 1.20.1.1 UL 1950 - CSA 950-95, 3rd edition, Dated 07-28-95

The Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (USA & Canada)

#### 1.20.1.2 CSA C22.2 No. 950-93, 3rd Edition

The Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (Canada)

#### 1.20.1.3 EN 60 950, 2nd Edition, 1992 (with Amendments 1, 2 & 3)

The Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (European Union)

#### 1.20.1.4 IEC 950, 2nd edition, 1991 (with Amendments 1, 2 & 3)

The Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (International)

#### 1.20.1.5 EMKO-TSE (74-SEC) 207/94

Summary of Nordic deviations to EN 60 950. (Norway, Sweden, Denmark & Finland)

#### 1.20.2 EMI

#### 1.20.2.1 FCC Class B

Title 47 of the Code of Federal Regulations, Parts 2 & 15, Subpart B, pertaining to unintentional radiators. (USA)

#### 1.20.2.2 CISPR 22, 2nd Edition, 1993

Limits and methods of measurement of Radio Interference Characteristics of Information Technology Equipment. (International)

#### 1.20.2.3 EN 55 022, 1995

Limits and methods of measurement of Radio Interference Characteristics of Information Technology Equipment. (Europe)

#### 1.20.2.4 EN 50 082-1 (1992)

Generic Immunity Standard; Currently compliance is determined via testing to IEC 801-2, -3, and -4. (Europe)

#### 1.20.2.5 VCCI Class 2 (ITE)

Implementation Regulations for Voluntary Control of Radio Interference by Data Processing Equipment and Electronic Office Machines. (Japan)

#### 1.20.2.6 ICES-003, Issue 2

Interference-Causing Equipment Standard, Digital Apparatus. (Canada)

#### 1.20.3 Product Certification Markings

This printed circuit assembly has the following product certification markings:

- European CE Marking: Consists of a marking on the board and shipping container.
- UL Recognition Mark: Consists of the UL File No. E139761 on the component side of the board and the PB No. on the solder side of the board. Board material flammability is 94V-1 or -0.
- Canadian Compliance: Consists of small c followed by a stylized backward UR on component side of board.

## 2 Motherboard Resources

#### **■ NOTE**

For more detailed information about the resources used for onboard audio, see the Audio Subsystem section in Chapter 1.

## 2.1 Memory Map

Table 16. Memory Map

| Address Range (decimal) | Address Range (hex) | Size   | Description   |
|-------------------------|---------------------|--------|---|
| 1024 K - 393216 K       | 100000 - 18000000   | 383 MB | Extended memory   |
| 1008 K - 1024 K         | FC000 - FFFFF       | 16 KB  | Boot block  |
| 1000 K - 1008 K         | FA000 - FBFFF       | 8 KB   | ESCD (Plug and Play configuration and DMI)              |
| 996 K - 1000 K          | F9000 - F9FFF       | 4 KB   | Reserved for BIOS                                       |
| 992 K - 996 K           | F8000 - F8FFF       | 4 KB   | OEM Logo or Scan User Flash                             |
| 928 K - 992 K           | E8000 - F7FFF       | 64 KB  | POST BIOS   |
| 896 K - 928 K           | E0000 - E7FFF       | 32 KB  | POST BIOS (Available as UMB)                            |
| 800 K - 896 K           | C8000 - DFFFF       | 96 KB  | Available high DOS memory (open to ISA and PCI bus)     |
| 640 K - 800 K           | A0000 - C7FFF       | 160 KB | Video memory and BIOS                                   |
| 639 K - 640 K           | 9FC00 - 9FFFF       | 1 KB   | Extended BIOS data (movable by memory manager software) |
| 512 K - 639 K           | 80000 - 9FBFF       | 127 KB | Extended conventional memory                            |
| 0 K - 512 K             | 00000 - 7FFFF       | 512 KB | Conventional memory                                     |

## 2.2 DMA Channels

Table 17. DMA Channels

| DMA Channel Number | Data Width    | System Resource                        |
|--------------------|---------------|--|
| 0                  | 8- or 16-bits | Audio                                  |
| 1                  | 8- or 16-bits | Audio / Parallel Port                  |
| 2                  | 8- or 16-bits | Floppy Drive                           |
| 3                  | 8- or 16-bits | Parallel Port (for ECP or EPP) / Audio |
| 4                  |               | Reserved - Cascade Channel             |
| 5                  | 16-bits       | Open                                   |
| 6                  | 16-bits       | Open                                   |
| 7                  | 16-bits       | Open                                   |

# 2.3 I/O Map

Table 18. I/O Map

| Address (hex)  | Size     | Description                            |
|----------------|----------|--|
| 0000 - 000F    | 16 bytes | PIIX4- DMA 1                           |
| 0020 - 0021    | 2 bytes  | PIIX4 - interrupt controller 1         |
| 002E - 002F    | 2 bytes  | I/O controller configuration registers |
| 0040 - 0043    | 4 bytes  | PIIX4 - Counter/Timer 1                |
| 0048 - 004B    | 4 bytes  | PIIX4- Counter/Timer 2                 |
| 0060           | 1 byte   | Keyboard Controller Byte - Reset IRQ   |
| 0061           | 1 byte   | PIIX4 - NMI, Speaker Control           |
| 0064           | 1 byte   | Keyboard controller, CMD/STAT Byte     |
| 0070, bit 7    | 1 bit    | PIIX4 - enable NMI                     |
| 0070, bits 6:0 | 7 bits   | PIIX4 - real time clock, address       |
| 0071           | 1 byte   | PIIX4 - real time clock, data          |
| 0078           | 1 byte   | Reserved - motherboard configuration   |
| 0079           | 1 byte   | Reserved - motherboard configuration   |
| 0080 - 008F    | 16 bytes | PIIX4 - DMA page registers             |
| 00A0 - 00A1    | 2 bytes  | PIIX4 - interrupt controller 2         |
| 00B2 - 00B3    | 2 bytes  | APM control                            |
| 00C0 - 00DE    | 31 bytes | PIIX4 - DMA 2                          |
| 00F0           | 1 byte   | Reset numeric error                    |
| 0170 - 0177    | 8 bytes  | Secondary IDE channel                  |
| 01F0 - 01F7    | 8 bytes  | Primary IDE channel                    |
| 0200 - 0207    | 8 bytes  | Audio / game port                      |
| 0220 - 022F    | 16 bytes | Audio (Sound Blaster compatible)       |
| 0240 - 024F    | 16 bytes | Audio (Sound Blaster compatible)       |
| 0278 - 027F    | 8 bytes  | LPT2                                   |
| 0290 - 0297    | 8 bytes  | Management extension hardware          |
| 02E8 - 02EF    | 8 bytes  | COM4/Video (8514A)                     |
| 02F8 - 02FF    | 8 bytes  | COM2                                   |
| 0300 - 0301    | 2 bytes  | MPU-401 (MIDI)                         |
| 0330 - 0331    | 2 bytes  | MPU-401 (MIDI)                         |
| 0332 - 0333    | 2 bytes  | MPU-401 (MIDI)                         |
| 0334 - 0335    | 2 bytes  | MPU-401 (MIDI)                         |
| 0376           | 1 byte   | Secondary IDE channel command port     |
| 0377           | 1 byte   | Floppy channel 2 command               |
| 0377, bit 7    | 1 bit    | Floppy disk change, channel 2          |

Table 18. I/O Map (continued)

| Address (hex)       | Size     | Description                        |
|---------------------|----------|------------------------------------|
| 0377, bits 6:0      | 7 bits   | Secondary IDE channel status port  |
| 0378 - 037F         | 8 bytes  | LPT1                               |
| 0388- 038D          | 6 bytes  | AdLib (FM synthesizer)             |
| 03B4 - 03B5         | 2 bytes  | Video (VGA)                        |
| 03BA                | 1 byte   | Video (VGA)                        |
| 03BC - 03BF         | 4 bytes  | LPT3                               |
| 03C0 - 03CA         | 11 bytes | Video (VGA)                        |
| 03CC                | 1 byte   | Video (VGA)                        |
| 03CE - 03CF         | 2 bytes  | Video (VGA)                        |
| 03D4 - 03D5         | 2 bytes  | Video (VGA)                        |
| 03DA                | 1 byte   | Video (VGA)                        |
| 03E8 - 03EF         | 8 bytes  | COM3                               |
| 03F0 - 03F5         | 6 bytes  | Floppy Channel 1                   |
| 03F6                | 1 byte   | Primary IDE channel command port   |
| 03F7 (Write)        | 1 byte   | Floppy channel 1 command           |
| 03F7, bit 7         | 1 bit    | Floppy disk change channel 1       |
| 03F7, bits 6:0      | 7 bits   | Primary IDE channel status port    |
| 03F8 - 03FF         | 8 bytes  | COM1                               |
| 04D0 - 04D1         | 2 bytes  | Edge/level triggered PIC           |
| 0530 - 0537         | 8 bytes  | Windows Sound System               |
| 0604 - 060B         | 8 bytes  | Windows Sound System               |
| LPT <i>n</i> + 400h | 8 bytes  | ECP port, LPTn base address + 400h |
| 0CF8 - 0CFB*        | 4 bytes  | PCI configuration address register |
| 0CF9**              | 1 byte   | Turbo and reset control register   |
| 0CFC - 0CFF         | 4 bytes  | PCI configuration data register    |
| 0E80 - 0E87         | 8 bytes  | Windows Sound System               |
| 0F40- 0F47          | 8 bytes  | Windows Sound System               |
| 0F86 - 0F87         | 2 bytes  | Yamaha OPL3-SA3 configuration      |
| FF00 - FF07         | 8 bytes  | IDE bus master register            |
| FFA0 - FFA7         | 8 bytes  | Primary bus master IDE registers   |
| FFA8 - FFAF         | 8 bytes  | Secondary bus master IDE registers |

<sup>\*</sup> DWORD access only

#### **⇒** NOTE

See the Audio section(s) in Chapter 1 for specific I/O addresses that can be used by the audio components on your motherboard. This table does not list I/O addresses that may be used by add-in cards in the system.

<sup>\*\*</sup> Byte access only

## 2.4 PCI Configuration Space Map

Table 19. PCI Configuration Space Map

| Bus<br>Number (hex) | Device<br>Number (hex) | Function<br>Number (hex) | Description                                      |
|---------------------|------------------------|--------------------------|--|
| 00                  | 00                     | 00                       | Intel 82440LX (PAC)                              |
| 00                  | 01                     | 00                       | Intel 82371AB (PIIX4 ) A.G.P. bus                |
| 00                  | 07                     | 00                       | Intel 82371AB (PIIX4 ) PCI/ISA bridge            |
| 00                  | 07                     | 01                       | Intel 82371AB (PIIX4 ) IDE bus master            |
| 00                  | 07                     | 02                       | Intel 82371AB (PIIX4 ) USB                       |
| 00                  | 07                     | 03                       | Intel 82371AB (PIIX4 ) power management          |
| 00                  | 14                     | 00                       | PCI expansion slot 1 <sup>‡</sup>                |
| 00                  | 12                     | 00                       | PCI expansion slot 2 <sup>‡</sup>                |
| 00                  | 06                     | 00                       | Intel 82557 PCI Ethernet Controller (LAN)        |
| 01                  | 00                     | 00                       | Cirrus Logic CL-GD5465 A.G.P. Controller (Video) |

## 2.5 Interrupts

Table 20. Interrupts

| IRQ | System Resource                                      |
|-----|--|
| NMI | I/O Channel Check                                    |
| 0   | Reserved, Interval Timer                             |
| 1   | Reserved, Keyboard Buffer Full                       |
| 2   | Reserved, Cascade Interrupt From Slave PIC           |
| 3   | COM2*  |
| 4   | COM1*  |
| 5   | LPT2 (Plug and Play option) / Audio / User available |
| 6   | Floppy Drive   |
| 7   | LPT1*  |
| 8   | Real Time Clock                                      |
| 9   | User available                                       |
| 10  | User available                                       |
| 11  | Windows Sound System* / User available               |
| 12  | Onboard Mouse Port (if present, else user available) |
| 13  | Reserved, Math Coprocessor                           |
| 14  | Primary IDE (if present, else user available)        |
| 15  | Secondary IDE (if present, else user available)      |

<sup>\*</sup> Default, but can be changed to another IRQ

### 2.6 PCI Interrupt Routing Map

This section describes interrupt sharing and how the interrupt signals are connected between the PCI expansion slots<sup>‡</sup> and onboard PCI devices. The PCI specification specifies how interrupts can be shared between devices attached to the PCI bus. In most cases, the small amount of latency added by interrupt sharing does not affect the operation or throughput of the devices. In some special cases where maximum performance is needed from a device, a PCI device should not share an interrupt with other PCI devices. Use the following information to avoid sharing an interrupt with a PCI add-in card.

PCI devices are categorized as follows to specify their interrupt grouping:

- INTA: By default, all add-in cards that require only one interrupt are in this category. For almost all cards that require more than one interrupt, the first interrupt on the card is also classified as INTA.
- INTB: Generally, the second interrupt on add-in cards that require two or more interrupts is classified as INTB. (This is not an absolute requirement.)
- INTC and INTD: Generally, a third interrupt on add-in cards is classified as INTC and a fourth interrupt is classified as INTD.

The PIIX4 PCI-to-ISA bridge has four programmable interrupt request (PIRQ) input signals. Any PCI interrupt source (either onboard or from a PCI add-in card) connects to one of these PIRQ signals. Because there are only four signals, some PCI interrupt sources are mechanically tied together on the motherboard and therefore share the same interrupt. Table 21 lists the PIRQ signals and shows how the signals are connected to the PCI expansion slots<sup>‡</sup> and to onboard PCI interrupt sources.

| PIIX4 PIRQ<br>Signal | First PCI<br>Expansion Slot <sup>‡</sup> | Second PCI<br>Expansion Slot <sup>‡</sup> | Third PCI<br>Expansion Slot <sup>‡</sup> | Onboard<br>Video | USB  | Ethernet LAN Controller |
|----------------------|--|---|--|------------------|------|-------------------------|
| PIRQA                | INTA                                     | INTD                                      | INTC                                     |                  |      |                         |
| PIRQB                | INTB                                     | INTA                                      | INTD                                     | INTA             |      |                         |
| PIRQC                | INTC                                     | INTB                                      | INTA                                     | INTB             |      | INTA                    |
| PIRQD                | INTD                                     | INTC                                      | INTB                                     |                  | INTA |                         |

Table 21. PCI Interrupt Routing Map

For example, assume an add-in card has one interrupt (group INTD) into the second PCI slot. In this slot, an interrupt source from group INTA connects to the PIRQD signal, which is already connected to the onboard video and USB PCI sources. The add-in card shares an interrupt with these onboard interrupt sources.

Now, however, plug an add-in card that has one interrupt (group INTA) into the first PCI slot. Plug a second add-in card that has two interrupts (groups INTA and INTB) into the second PCI slot. INTA in the first slot is connected to signal PIRQA. INTA in the second slot is connected to signal PIRQB, and INTB is connected to signal PIRQC. With no other cards added, the three interrupt sources on the first two cards each have a PIRQ signal to themselves. Typically, they will not share an interrupt.

#### **⇒** NOTE

The PIIX4 can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 7, 9, 11, 14, 15). Typically, a device that does not share a PIRQ line will have a unique interrupt. However, in certain interrupt-constrained situations, it is possible for two or more of the PIRQ lines to be connected to the same IRQ signal.

#### 3 Overview of BIOS Features

The motherboard uses an Intel/Phoenix BIOS, which is stored in flash memory and can be upgraded using a disk-based program. In addition to the BIOS, the flash memory contains the Setup program, Power-On Self Test (POST), Advanced Power Management (APM) software, the PCI auto-configuration utility, and Windows 95-ready Plug and Play. See Section 6.2 for the supported versions of these specifications.

This motherboard supports system BIOS shadowing, allowing the BIOS to execute from 64-bit onboard write-protected DRAM.

The BIOS displays a message during POST identifying the type of BIOS and a the revision code. The initial production BIOS is identified as 4N4XL0X0.86A.

### 3.1 BIOS Upgrades

A new version of the BIOS can be upgraded from a diskette using the iFLASH.EXE utility that is available from Intel. This utility does BIOS upgrades as follows:

- Updates the flash BIOS from a file on a disk
- Updates the language section of the BIOS
- Makes sure that the upgrade BIOS matches the target system to prevent accidentally installing a BIOS for a different type of system.

BIOS upgrades and the iFLASH.EXE utility are available from Intel through the Intel World Wide Web site. See Section 6.1 for information about this site.

#### **⇒** NOTE

Please review the instructions distributed with the upgrade utility before attempting a BIOS upgrade.

### 3.2 BIOS Flash Memory Organization

The 2-Mbit flash component is organized as 256 KB x 8 bits and is divided into areas as described in Table 22. The table shows the addresses in the ROM image in normal mode (the addresses change in BIOS Recovery Mode).

**Table 22. Flash Memory Organization** 

| Address (Hex)       | Size   | Description  |
|---------------------|--------|--|
| FFFFC000 - FFFFFFF  | 16 KB  | Boot Block   |
| FFFFA000 - FFFFBFFF | 8 KB   | Vital Product Data (VPD) Extended System Configuration Data (ESCD) (DMI configuration data / Plug and Play data) |
| FFFF9000 - FFFF9FFF | 4 KB   | Used by BIOS (e.g., for Event Logging)   |
| FFFF8000 - FFFF8FFF | 4 KB   | OEM logo or Scan Flash Area  |
| FFFC0000 - FFFF7FFF | 224 KB | Main BIOS Block  |

### 3.3 Plug and Play: PCI Autoconfiguration

The BIOS automatically configures PCI devices and Plug and Play devices. PCI devices may be onboard or add-in cards. Plug and Play devices are ISA add-in cards built to meet the Plug and Play specification. Autoconfiguration lets a user insert or remove PCI or Plug and Play cards without having to configure the system. When a user turns on the system after adding a PCI or Plug and Play card, the BIOS automatically configures interrupts, the I/O space, and other system resources. Any interrupts set to Available in Setup are considered to be available for use by the add-in card.

PCI interrupts are distributed to available ISA interrupts that have not been assigned to an ISA card or to system resources. The assignment of PCI interrupts to ISA IRQs is non-deterministic. PCI devices can share an interrupt, but an ISA device cannot share an interrupt allocated to PCI or to another ISA device. Autoconfiguration information is stored in the extended system configuration data (ESCD) format.

For information about the versions of PCI and Plug and Play supported by this BIOS, see Section 6.2. Copies of the specifications can be obtained from the Intel World Wide Web site (see Section 6.1).

### 3.4 PCI IDE Support

If Auto is selected as a primary or secondary IDE device (see Section 4.2.2) in Setup, the BIOS automatically sets up the two local-bus IDE connectors with independent I/O channel support. The IDE interface supports hard drives up to PIO Mode 4 and recognizes any ATAPI devices, including CD-ROM drives and tape drives (see Section 6.2 for the supported version of ATAPI). The BIOS determines the capabilities of each drive and configures them so as to optimize capacity and performance. To take advantage of the high-capacity storage devices, hard drives are automatically configured for logical block addressing (LBA) and to PIO Mode 3 or 4, depending on the capability of the drive. To override the autoconfiguration options, use the specific IDE device options in Setup. The ATAPI specification recommends that ATAPI devices be configured as shown in Table 23.

Table 23. Recommendations for Configuring an ATAPI Device

|  | Primary C | able    | Secondar | y Cable |
|--|-----------|---------|----------|---------|
| Configuration                                      | Drive 0   | Drive 1 | Drive 0  | Drive 1 |
| Normal, no ATAPI                                   | ATA       |         |          |         |
| Disk and CD-ROM for enhanced IDE systems           | ATA       |         | ATAPI    |         |
| Legacy IDE system with only one cable              | ATA       | ATAPI   |          |         |
| Enhanced IDE with CD-ROM and a tape or two CD-ROMs | ATA       |         | ATAPI    | ATAPI   |

### 3.5 ISA Plug and Play

If Plug and Play operating system (see Section 4.3) is selected in Setup, the BIOS autoconfigures only ISA Plug and Play cards that are required for booting (IPL devices). If Plug and Play operating system is not selected in Setup, the BIOS autoconfigures all Plug and Play ISA cards.

### 3.6 ISA Legacy Devices

Since ISA legacy devices are not autoconfigurable, the resources for them must be reserved. Resources can be reserved in the Setup program.

### 3.7 Desktop Management Interface (DMI)

Desktop Management Interface (DMI) is an interface for managing computers in an enterprise environment. The main component of DMI is the management information format (MIF) database, which contains information about the computing system and its components. Using DMI, a system administrator can obtain the system types, capabilities, operational status, and installation dates for system components. The MIF database defines the data and provides the method for accessing this information. The BIOS enables applications such as Intel LANDesk Client Manager to use DMI. The BIOS stores and reports the following DMI information:

- BIOS data, such as the BIOS revision level
- Fixed-system data, such as peripherals, serial numbers, and asset tags
- Resource data, such as memory size, cache size, and processor speed
- Dynamic data, such as event detection and error logging

OEMs can use a utility that programs flash memory so the BIOS can report on system and chassis information. This utility is available through Intel sales offices. See Section 6.1 for information about contacting a local Intel sales office. See Section 6.2 for information about the latest DMI specification.

DMI does not work directly under non-Plug and Play operating systems (e.g., Windows NT). However, the BIOS supports a DMI table interface for such operating systems. Using this support, a DMI service-level application running on a non-Plug and Play OS can access the DMI BIOS information.

### 3.8 Advanced Power Management (APM)

The BIOS supports APM and standby mode. See Section 6.2 for the version of the APM specification that is supported. The energy saving standby mode can be initiated in the following ways:

- Time-out period specified in Setup
- Suspend/resume switch connected to the front panel sleep connector
- From the operating system, such as the Suspend menu item in Windows 95

In standby mode, the motherboard reduces power consumption by using SMM capabilities, spinning down hard drives, and reducing power to or turning off VESA<sup>†</sup> DPMS-compliant monitors. Power-management mode can be enabled or disabled in Setup (see Section 4.5).

While in standby mode, the system retains the ability to respond to external interrupts and service requests, such as incoming faxes or network messages. Any keyboard or mouse activity brings the system out of standby mode and immediately restores power to the monitor.

The BIOS enables APM by default; but the operating system must support an APM driver for the power-management features to work. For example, Windows 95 supports the power-management features upon detecting that APM is enabled in the BIOS.

## 3.9 Language Support

Five languages will be available: American English, German, Italian, French, and Spanish. The BIOS includes extensions to support the Kanji character set and other non-ASCII character sets. Translations of other languages may become available at a later date.

The default language is American English, which is always present unless another language is programmed into the BIOS using the flash memory update utility. See Section 3.1 for information about the BIOS update utility.

### 3.10 Boot Options

In the Setup program, the user can choose to boot from a floppy drive, hard drive, CD-ROM, or the network. The default setting is for the floppy drive to be the primary boot device and the hard drive to be the secondary boot device. By default the third and fourth devices are disabled.

Booting from CD-ROM is supported in compliance to the El Torito bootable CD-ROM format specification. See Section 6.2 for information about the El Torito specification. Under the Boot menu in the Setup program, CD-ROM is listed as a boot device. Boot devices are defined in priority order. If the CD-ROM is selected as the boot device, it must be the first device.

The network can be selected as a boot device. This selection allows booting from a network add-in card with a remote boot ROM installed.

### 3.11 OEM Logo or Scan Area

A 4 KB flash-memory user area at memory location FFFF8000h-FFFF8FFFh is for displaying a custom OEM logo during POST. A utility is available from the Intel web site (see Section 6.1) to assist with installing a logo into the flash memory. Contact Intel customer support for further information. See Section 6.1 for information on contacting Intel customer support.

### 3.12 USB Support

The USB connectors allow any of several USB devices to be attached to the computer. Typically, the device driver for USB devices is managed by the operating system. However, because keyboard and mouse support may be needed in the Setup program before the operating system boots, the BIOS supports USB keyboards and mice.

### 3.13 BIOS Setup Access

Access to the Setup program can be restricted using passwords. User and supervisor passwords can be set using the Security menu in Setup. The default is no passwords enabled. See Section 4.4 for information about setting user and supervisor passwords.

## 3.14 Recovering BIOS Data

Some types of failure can destroy the BIOS. For example, the data can be lost if a power outage occurs while the BIOS is being updated in flash memory. The BIOS can be recovered from a diskette using the BIOS recovery mode (see Section 1.15.3).

To create a BIOS recovery diskette, a bootable diskette must be created and the recovery files copied to it. The recovery files are available from Intel, contact Intel customer support for further information. See Section 6.1 for information on contacting Intel customer support.

# 4 BIOS Setup Program

The Setup program is for viewing and changing the BIOS settings for a computer. Setup is accessed by pressing the <F2> key after the Power-On Self Test (POST) memory test begins and before the operating system boot begins. Table 24 shows the menus available from the menu bar at the top of the Setup screen.

Table 24. Setup Menu Bar

| Setup Menu Screen | Description  |
|-------------------|--|
| Maintenance       | Sets the processor speed and clears the Setup passwords. |
| Main              | Allocates resources for hardware components.             |
| Advanced          | Sets advance features available through the chipset.     |
| Security          | Sets passwords and security features.                    |
| Power             | Sets power management features.                          |
| Boot              | Sets boot options and power supply controls.             |
| Exit              | Saves or discards changes.                               |

Table 25 shows the function keys available for menu screens.

**Table 25. Setup Function Keys** 

| Setup Key                                 | Description   |  |
|---|---|--|
| <f1> or <alt-h></alt-h></f1>              | Brings up a help screen for the current item.               |  |
| <esc></esc>                               | Exits the menu.   |  |
| <-> or <->>                               | Selects a different menu screen.                            |  |
| <↑> or <↓>                                | Moves cursor up or down.                                    |  |
| <home> or <end></end></home>              | Moves cursor to top or bottom of the window.                |  |
| <pgup> or <pgdn></pgdn></pgup>            | Moves cursor to top or bottom of the window.                |  |
| <f5> or &lt;-&gt;</f5>                    | Selects the previous value for a field.                     |  |
| <f6> or &lt;+&gt; or <space></space></f6> | Selects the next value for a field.                         |  |
| <f9></f9>                                 | Load the default configuration values for the current menu. |  |
| <f10></f10>                               | Save the current values and exit Setup.                     |  |
| <enter></enter>                           | Executes command or selects the submenu.                    |  |
| < + > and < - >                           | Moves a device up and down the boot order list.             |  |

#### 4.1 Maintenance Menu

This menu is for setting the processor speed and clearing the Setup passwords. Setup only displays this menu in configure mode. See Section 1.15.2 for information about setting configure mode.

Table 26. Maintenance Menu

| Feature             | Options                                       | Description                                 |
|---------------------|---|---|
| Processor Speed     | <ul><li>233</li><li>266</li><li>300</li></ul> | Specifies the processor speed in megahertz. |
| Clear All Passwords | None  | Clears the user and supervisor passwords.   |

#### 4.2 Main Menu

This menu reports processor and memory information, and is for configuring the language, system date, system time, floppy options, and IDE devices.

Table 27. Main Menu

| Feature                          | Options   | Description  |
|----------------------------------|---|--|
| Processor Type                   | None  | Displays processor type.   |
| Processor Speed                  | None  | Displays processor speed.  |
| Cache RAM                        | None  | Displays size of L2 cache.   |
| Total Memory                     | None  | Displays the total amount of RAM on the motherboard.   |
| BIOS Version                     | None  | Displays the version of the BIOS.  |
| Language                         | <ul> <li>English (US) (default)</li> <li>Italiana</li> <li>Français</li> <li>Deutsche</li> <li>Español</li> </ul> | Selects the current default language used by the BIOS.   |
| System Time                      | Hour, minute, and second  | Specifies the current time.  |
| System Date                      | Month, day, and year  | Specifies the current date.  |
| Floppy Options, submenu          | None  | Configures the diskette drives. When selected, displays the Floppy Options submenu. See Section 4.2.1.               |
| Primary IDE Master, submenu      | None  | Reports type of a connected IDE device. When selected, displays the Primary IDE Master submenu. See Section 4.2.2.   |
| Primary IDE Slave, submenu       | None  | Reports type of a connected IDE device. When selected, displays the Primary IDE Slave submenu. See Section 4.2.2.    |
| Secondary IDE<br>Master, submenu | None  | Reports type of a connected IDE device. When selected, displays the Secondary IDE Master submenu. See Section 4.2.2. |
| Secondary IDE<br>Slave, submenu  | None  | Reports type of a connected IDE device. When selected, displays the Secondary IDE Slave submenu. See Section 4.2.2.  |

## 4.2.1 Floppy Options Submenu

This submenu is for configuring floppy drives.

Table 28. Floppy Options Submenu

| Feature              | Options   | Description   |
|----------------------|---|---|
| Diskette A:          | <ul> <li>Disabled</li> <li>360 KB, 5.25 inch</li> <li>1.2 MB, 5.25 inch</li> <li>720 KB, 3.5 inch</li> <li>1.44/1.25 MB, 3.5 inch<br/>(default)</li> <li>2.88 MB, 3.5 inch</li> </ul> | Specifies the capacity and physical size of the diskette drive A. |
| Diskette B:          | <ul> <li>Disabled (default)</li> <li>360 KB, 5.25 inch</li> <li>1.2 MB, 5.25 inch</li> <li>720 KB, 3.5 inch</li> <li>1.44/1.25 MB, 3.5 inch</li> <li>2.88 MB, 3.5 inch</li> </ul>     | Specifies the capacity and physical size of the diskette drive B. |
| Floppy Write Protect | <ul><li>Disabled (default)</li><li>Enabled</li></ul>  | Disables or enables write protect for the diskette drive(s).      |

## 4.2.2 IDE Device Configuration Submenus

This submenu is for configuring the IDE device features for the following:

- Primary IDE master
- Primary IDE slave
- Secondary IDE master
- Secondary IDE slave

Table 29. IDE Device Configuration Submenus

| Feature                | Options  | Description   |
|------------------------|--|---|
| Туре                   | <ul><li>None</li><li>ATAPI Removable</li><li>CD-ROM</li><li>IDE Removable</li><li>User</li></ul>                       | Specifies the IDE configuration mode for IDE devices. User allows the cylinders, heads, and sectors fields to be changed. |
|                        | Auto (default)   | Auto automatically fills in the values for the cylinders, heads, and sectors fields.                                      |
| Cylinders              | 1 to XXXX  | Specifies number of disk cylinders.   |
| Heads                  | 1 to 16  | Specifies number of disk heads.   |
| Sectors                | 1 to 64  | Specifies number of disk sectors.   |
| Maximum Capacity       | None   | Reports maximum capacity for the hard disk. Value calculated from number of cylinders, heads, and sectors.                |
| Multi-Sector Transfers | <ul><li>Disabled</li><li>2 Sectors</li></ul>   | Specifies number of sectors per block for transfers from the hard drive to memory.  |
|                        | <ul><li>4 Sectors</li><li>8 Sectors</li><li>16 Sectors (default)</li></ul>   | Check the hard drive's specifications for optimum setting of this feature.  |
| LBA Mode Control       | <ul><li>Disabled</li><li>Enabled (default)</li></ul>   | Enables or disables logical block addressing (LBA) in place of the Cylinders, Heads, and Sectors fields.                  |
|                        |  | <b>⚠</b> CAUTION  |
|                        |  | Changing the LBA Mode Control after a hard drive was formatted can corrupt data on the hard drive.                        |
| 32 Bit I/O             | <ul><li>Disabled (default)</li><li>Enabled</li></ul>   | Enables or disables 32 bit IDE data transfers between the processor and the IDE device.                                   |
| Transfer Mode          | <ul> <li>Standard</li> <li>Fast PIO 1</li> <li>Fast PIO 2</li> <li>Fast PIO 3</li> <li>Fast PIO 4 (default)</li> </ul> | Specifies method for transferring data between the hard drive and system memory.  |
| Ultra DMA              | <ul> <li>Disabled (default)</li> <li>Mode 0</li> <li>Mode 1</li> <li>Mode 2</li> </ul>                                 | Specifies the ultra DMA mode for the hard drive.  |

## 4.3 Advanced Menu

This menu is for setting advance features that are available through the computer's chipset.

Table 30. Advanced Menu

| Feature                           | Options  | Description  |
|-----------------------------------|--|--|
| Plug & Play O/S                   | <ul><li>No</li><li>Yes (default)</li></ul>           | Specifies if a Plug and Play operating system is being used.   |
|                                   |  | No lets BIOS configure all devices.  |
|                                   |  | Yes lets the operating system configure Plug and Play devices. Not required with a Plug and Play operating system.                       |
| Reset Configuration Data          | <ul><li>No (default)</li><li>Yes</li></ul>           | Clears the BIOS configuration data on the next boot.   |
| Memory Cache                      | <ul><li>Disabled</li><li>Enabled (default)</li></ul> | Enables or disables the memory cache.  |
| Resource Configuration, submenu   | None   | Configures memory blocks and IRQs for legacy ISA devices. When selected, displays the Resource Configuration submenu. See Section 4.3.1. |
| Peripheral Configuration, submenu | None   | Configures peripheral ports and devices. When selected, displays the Peripheral Configuration submenu. See Section 4.3.2.                |
| Keyboard Features, submenu        | None   | Configures keyboard features. When selected, displays the Keyboard Features submenu. See Section 4.3.3.                                  |
| Video Configuration, submenu      | None   | Configures video features. When selected, displays the Video Configuration submenu. See Section 4.3.4.                                   |
| DMI Event Logging, submenu        | None   | Configures DMI Events Logging. When selected, displays the DMI Events Logging submenu. See Section 4.3.5.                                |

## 4.3.1 Resource Configuration Submenu

This submenu is for configuring the memory and interrupts.

Table 31. Resource Configuration Submenu

| Feature               | Options  |  | Description  |
|-----------------------|--|--|--|
| Memory<br>Reservation | <ul> <li>C800 - CBFF</li> <li>CC00- CFFF</li> <li>D000 - D3FF</li> <li>D400 - D7FF</li> <li>D800 - DBFF</li> <li>DC00 - DFFF</li> <li>Memory hole</li> </ul>   | Available (default)   Reserved Disabled (default)   Conventional   Extended   | Reserves specific upper memory blocks for use by legacy ISA devices. |
| ECC<br>Configuration  | Non-ECC (defau     ECC   |  | Indicates if ECC memory is present.                                  |
| IRQ<br>Reservation    | <ul> <li>IRQ3</li> <li>IRQ4</li> <li>IRQ5</li> <li>IRQ7</li> <li>IRQ9</li> <li>IRQ10</li> <li>IRQ11</li> <li>IRQ15</li> <li>An * (asterisk) next to</li> </ul> | Available (default)   Reserved | Reserves specific IRQs for use by legacy ISA devices.                |

## 4.3.2 Peripheral Configuration Submenu

This submenu is for the configuring the computer peripherals.

Table 32. Peripheral Configuration Submenu

| Feature                   | Options  | Description   |
|---------------------------|--|---|
| Serial Port A             | <ul><li>Disabled</li><li>Enabled</li><li>Auto (default)</li></ul>  | Used to configure serial port A.  Auto assigns the first free COM port, normally COM1, the address 3F8h and the interrupt IRQ4.   |
|                           |  | An * (asterisk) indicates a conflict with another device.   |
| Serial Port B             | Disabled   | Used to configure serial port B.  |
|                           | <ul><li>Enabled</li><li>Auto (default)</li></ul>   | Auto assigns the first free COM port, normally COM2, the address 2F8h and the interrupt IRQ3.   |
|                           |  | An * (asterisk) indicates a conflict with another device.   |
|                           |  | If either serial port address is set, that address will not appear in the list of options for the other serial port.  |
|                           |  | If an ATI mach32 <sup>†</sup> or an ATI mach64 <sup>†</sup> video controller is active as an add-in card, the COM4, 2E8h address will not appear in the list of options for either serial port. |
| Mode                      | <ul><li>Normal (default)</li><li>IrDA</li><li>ASK-IR</li></ul>   | Sets the mode for Serial Port B for normal (COM2) or infrared applications.   |
| Parallel Port             | Disabled   | Configures the parallel port.   |
|                           | <ul><li>Enabled</li><li>Auto (default)</li></ul>   | Auto assigns LPT1 the address 378h and the interrupt IRQ7.  |
|                           |  | An * (asterisk) indicates a conflict with another device.   |
| Mode                      | Output Only  | Selects the mode for the parallel port.   |
|                           | <ul><li>Bi-directional (default)</li><li>EPP</li><li>ECP</li></ul>   | Output Only operates in AT <sup>†</sup> -compatible mode.   |
|                           |  | Bi-directional operates in bi-directional PS/2-compatible mode.   |
|                           |  | EPP is Extended Parallel Port mode, a high-speed bidirectional mode.  |
|                           |  | ECP is Enhanced Capabilities Port mode, a high-speed bi-directional mode.   |
| Floppy Disk<br>Controller | <ul><li>Disabled</li><li>Enabled (default)</li></ul>   | Configures the floppy disk controller.  |
| IDE Controller            | <ul> <li>Disabled</li> <li>Primary</li> <li>Secondary</li> <li>Both (default) (primary and secondary)</li> </ul> | Configures the IDE controller.  |
| Audio                     | <ul><li>Disabled</li><li>Enabled (default)</li></ul>   | Enables or disables the onboard audio subsystem.  |
| LAN                       | <ul><li>Disabled</li><li>Enabled (default)</li></ul>   | Enables or disables the onboard LAN subsystem.  |
| Legacy USB<br>Support     | <ul><li>Disabled (default)</li><li>Enabled</li></ul>   | Enables or disables BIOS support for USB keyboards and mice.  |

### 4.3.3 Keyboard Configuration Submenu

Table 33. Keyboard Configuration Submenu

| Feature                    | Options  | Description   |
|----------------------------|--|---|
| Numlock                    | <ul><li>Auto (default)</li><li>On</li><li>Off</li></ul>  | Sets the power on state of the Numlock feature on the numeric keypad of the keyboard. |
| Key Click                  | <ul><li>Disabled (default)</li><li>Enabled</li></ul>   | Enables the key click option.   |
| Keyboard Auto-repeat Rate  | <ul> <li>30/sec (default)</li> <li>26.7/sec</li> <li>21.8/sec</li> <li>18.5/sec</li> <li>13.3/sec</li> <li>10/sec</li> <li>6/sec</li> <li>2/sec</li> </ul> | Selects the key repeat rate.  |
| Keyboard Auto-repeat Delay | <ul> <li>¼ sec</li> <li>½ sec (default)</li> <li>¾ sec</li> <li>1 sec</li> </ul>   | Selects the delay before key repeat.  |

### 4.3.4 Video Configuration Submenu

Table 34. Video Configuration Submenu

| Feature          | Options  | Description  |
|------------------|--|--|
| Palette Snooping | <ul><li>Disabled (default)</li><li>Enabled</li></ul> | Controls the ability of a primary PCI graphics controller to share a common palette with an ISA add-in video card. |

### 4.3.5 DMI Event Logging Submenu

Table 35. DMI Event Logging Submenu

| Feature                  | Options  | Description   |
|--------------------------|--|---|
| Event Log Capacity       | None   | Indicates if there is space available in the event log. |
| Event Log Validity       | None   | Indicates if the contents of the event log are valid.   |
| View DMI Event Log       | None   | Enables viewing of DMI event log.                       |
| Clear All DMI Event Logs | No (default)     Yes                                 | Clears the DMI Event Log after rebooting.               |
| Event Logging            | <ul><li>Disabled</li><li>Enabled (default)</li></ul> | Enables logging of DMI events.                          |
| ECC Event Logging        | <ul><li>Disabled (default)</li><li>Enabled</li></ul> |   |
| Mark DMI Events as read  | None   | Marks all DMI events as read.                           |

## 4.4 Security Menu

This menu is for setting passwords and security features for the computer.

Table 36. Security Menu

| Feature                 | Options  | Description  |
|-------------------------|--|--|
| User Password Is        | None   | Reports if there is a user password set.   |
| Supervisor Password Is  | None   | Reports if there is a supervisor password set.   |
| Set User Password       | Password can be up to seven alphanumeric characters. | Sets the user password.  |
| Set Supervisor Password | Password can be up to seven alphanumeric characters. | Sets the supervisor password.  |
| Unattended Start        | <ul><li>Disabled (default)</li><li>Enabled</li></ul> | Sets the unattended start feature. When enabled, the computer boots, but the keyboard is locked. Enter the user password unlocks the computer. The user password is required to boot from a floppy diskette. |

### 4.5 Power Menu

This menu is for setting power management features for the computer.

Table 37. Power Menu

| Feature               | Options   | Description  |
|-----------------------|---|--|
| Power Management      | <ul><li>Disabled</li><li>Enabled (default)</li></ul>  | Enables or disables the BIOS power management feature.                       |
| Inactivity Timer      | <ul> <li>Off (default)</li> <li>1 Minute</li> <li>2 Minutes</li> <li>4 Minutes</li> <li>6 Minutes</li> <li>8 Minutes</li> <li>12 Minutes</li> <li>16 Minutes</li> </ul> | Sets the amount of time before the computer enters standby mode.             |
| Hard Drive            | <ul><li>Disabled</li><li>Enabled (default)</li></ul>  | Enables the hard disks to be power managed during standby and suspend modes. |
| VESA Video Power Down | <ul><li>Disabled</li><li>Enabled (default)</li></ul>  | Enables power management for video during standby and suspend modes.         |

### 4.6 Boot Menu

This menu is for setting the boot features for the computer.

Table 38. Boot Menu

| Feature                              | Options   | Description  |
|--------------------------------------|---|--|
| Restore on AC/Power Loss             | <ul><li>Stay Off</li><li>Last State (default)</li></ul> | Specifies action following a power failure if computer is powered on.  |
|                                      | Power On  | Stay Off keeps power off until power button pressed.   |
|                                      |   | Power On restores previous power state before power was lost.  |
| On Modem Ring                        | <ul><li>Stay Off</li><li>Power On (default)</li></ul>   | Specifies action of computer when power is off and an incoming call is detected on an installed modem.   |
| On LAN                               | <ul><li>Stay Off</li><li>Power On (default)</li></ul>   | Specifies action of computer when power is off and LAN activity is detected on.  |
| Quick Boot Mode                      | <ul><li>Enabled (default)</li><li>Disabled</li></ul>    | Enables the computer to boot without running certain POST tests.   |
| Scan User Flash Area                 | <ul><li>Enabled</li><li>Disabled (default)</li></ul>    | Enables the BIOS to scan the flash memory for user binaries.   |
| First Boot Device Second Boot Device | <ul><li>Hard Drive</li><li>Removable devices</li></ul>  | Specifies the boot sequence from the available devices. To specify boot sequence:  |
| Third Boot Device                    | ATAPI CD-ROM     LANDesk (R)     Services Agent         | 1. Select the boot device with <↑> or <↓>.   |
| Fourth Boot Device                   |   | 2. Press <+> to move the device up the list or <-> to move the device down the list.   |
| Fifth Boot Device                    | Network boot  | The operating system assigns drive letters to the devices in the order listed. The order can be changed and therefore the drive lettering for these devices. |
| Hard Drive, submenu                  | None  | Lists drives available. When selected, displays the Hard Drive submenu. See Section 4.6.1.   |
| Removable Devices, submenu           | None  | Lists available removable devices. When selected, displays the Removable Devices submenu. See Section 4.6.2.   |

#### 4.6.1 Hard Drive Submenu

Table 39. Hard Drive Submenu

| Options   | Description   |  |
|---|---|--|
| <ul><li>Installed hard drive</li><li>Bootable ISA Cards</li></ul> | Specifies the boot sequence for the hard drives attached to the computer. To specify boot sequence:   |  |
|   | <ol> <li>Select the boot device with &lt;↑&gt; or &lt;↓&gt;.</li> <li>Press &lt;+&gt; to move the device up the list or &lt;-&gt; to move the device down the list.</li> <li>The operating system assigns drive letters to the devices in the order listed.</li> <li>The order can be changed and therefore the drive lettering for these devices.</li> </ol> |  |

#### 4.6.2 Removable Devices Submenu

Table 40. Removable Devices Submenu

| Options              | Description   |  |
|----------------------|---|--|
| Legacy Floppy Drives | Specifies the boot sequence for the removable devices attached to the computer. To specify boot sequence:   |  |
|                      | <ol> <li>Select the boot device with &lt;↑&gt; or &lt;↓&gt;.</li> <li>Press &lt;+&gt; to move the device up the list or &lt;-&gt; to move the device down the list.</li> <li>The operating system assigns drive letters to the devices in the order listed.</li> <li>The order can be changed and therefore the drive lettering for these devices.</li> </ol> |  |

## 4.7 Exit Menu

This section describes how to exit the Setup program. The screen features have no options.

Table 41. Exit Menu

| Feature                 | Description   |  |
|-------------------------|---|--|
| Exit Saving Changes     | Exits Setup and saves the changes in CMOS RAM.  |  |
| Exit Discarding Changes | Exits Setup program without saving any changes. Any changes made in Setup are not saved.  |  |
| Load Setup Defaults     | Returns all of the Setup options to their defaults. The default Setup values are loaded from the ROM table.   |  |
| Load Custom Defaults    | Loads the setup settings from the Custom Defaults.  |  |
| Save Custom Defaults    | Normally, the BIOS reads the setup settings from flash memory. If this memory is corrupted, the BIOS uses the custom defaults. If no custom defaults are set, the BIOS uses the factory defaults. |  |
| Discard Changes         | Discards any changes made without exiting Setup. The option values that were present when the computer was turned on are used.  |  |

NX440LX Motherboard Technical Product Specification

# 5 Error Messages and Beep Codes

## **5.1 BIOS Error Messages**

Table 42. BIOS Error Messages

| Error Message   | Explanation  |  |
|---|--|--|
| Diskette drive A error or<br>Diskette drive B error                                 | Drive A: or B: is present but fails the POST diskette tests. Ensure that the drive controller is enabled, the drive is correctly installed, and the drive type is properly defined in Setup. |  |
| Extended RAM Failed at offset: nnnn   | Extended memory not working or not configured properly at offset <i>nnnn</i> .   |  |
| Failing Bits: nnnn  | The hex number <i>nnnn</i> is a map of the bits at the RAM address (System, Extended, or Shadow memory) that failed the memory test. Each 1 in the map indicates a failed bit.               |  |
| Fixed Disk 0 Failure or<br>Fixed Disk 1 Failure or<br>Fixed Disk Controller Failure | Fixed disk is not working or not configured properly. Check to see if fixed disk is installed properly. Run Setup be sure the fixed-disk type is correctly identified and enabled.           |  |
| Incorrect Drive A type - run<br>SETUP   | Type of floppy drive for drive A: not correctly identified in Setup.   |  |
| Incorrect Drive B type - run<br>SETUP   | Type of floppy drive for drive B: not correctly identified in Setup.   |  |
| Invalid NVRAM media type  | Problem with NVRAM (CMOS) access.  |  |
| Keyboard controller error   | The keyboard controller failed test. Try replacing the keyboard.   |  |
| Keyboard error  | Keyboard not working.  |  |
| Keyboard error nn   | BIOS discovered a stuck key and displays the scan code nn for the stuck key.   |  |
| Keyboard locked - Unlock key switch   | Unlock the system to proceed.  |  |
| Monitor type does not match CMOS - Run SETUP  | Monitor type not correctly identified in Setup.  |  |
| Operating system not found  | Operating system cannot be located on either drive A: or drive C:. Enter Setup and see if fixed disk and drive A: are properly identified.   |  |
| Parity Check 1  | Parity error found in the system bus. BIOS attempts to locate the address and display it on the screen. If it cannot locate the address, it displays ?????.                                  |  |
| Parity Check 2  | Parity error found in the I/O bus. BIOS attempts to locate the address and display it on the screen. If it cannot locate the address, it displays ????.                                      |  |
| Press <f1> to resume, <f2> to Setup</f2></f1>                                       | Displayed after any recoverable error message. Press <f1> to start the boot process or <f2> to enter Setup and change any settings.</f2></f1>  |  |

Table 42. BIOS Error Messages (continued)

| Error Message                                     | Explanation  |  |
|---|--|--|
| Real time clock error                             | Real-time clock fails BIOS test. May require motherboard repair.   |  |
| Shadow RAM Failed at offset: nnnn                 | Shadow RAM failed at offset <i>nnnn</i> of the 64 KB block at which the error was detected.  |  |
| System battery is dead -<br>Replace and run SETUP | The CMOS clock battery indicator shows the battery is dead. Replace the battery and run Setup to reconfigure the system.   |  |
| System cache error - Cache disabled               | RAM cache failed the BIOS test. BIOS disabled the cache.   |  |
| System CMOS checksum bad - run SETUP              | <ul> <li>System CMOS RAM has been corrupted or modified incorrectly, perhaps<br/>by an application program that changes data stored in CMOS. Run Setup<br/>and reconfigure the system either by getting the default values and/or<br/>making your own selections.</li> </ul> |  |
| System RAM Failed at offset: nnnn                 | System RAM failed at offset <i>nnnn</i> of the 64 KB block at which the error was detected.  |  |
| System timer error                                | The timer test failed. Requires repair of system motherboard.  |  |

#### 5.2 Port 80h POST Codes

During the POST, the BIOS generates diagnostic progress codes (POST codes) to I/O port 80h. If the POST fails, execution stops and the last POST code generated is left at port 80h. This code is useful for determining the point where an error occurred.

Displaying the POST codes requires an add-in card (often called a POST card). The POST card can decode the port and display the contents on a medium such as a seven-segment display. These cards can be purchased from JDR Microdevices or other sources.

The following table provides the POST codes that can be generated by the BIOS. Some codes are repeated in the table because that code applies to more than one operation.

Table 43. Port 80h Codes

| Code | Description of POST Operation               |
|------|---|
| 02h  | Verify real mode                            |
| 03h  | Disable non-maskable interrupt (NMI)        |
| 04h  | Get processor type                          |
| 06h  | Initialize system hardware                  |
| 08h  | Initialize chipset with initial POST values |
| 09h  | Set IN POST flag                            |
| 0Ah  | Initialize CPU registers                    |
| 0Bh  | Enable CPU cache                            |
| 0Ch  | Initialize caches to initial POST values    |
| 0Eh  | Initialize I/O component                    |
| 0Fh  | Initialize the local bus IDE                |
| 10h  | Initialize power management                 |

Table 43. Port 80h Codes (continued)

| Code | Description of POST Operation Currently In Progress       |
|------|---|
| 11h  | Load alternate registers with initial POST valuesnew      |
| 12h  | Restore CPU control word during warm boot                 |
| 13h  | Initialize PCI bus mastering devices                      |
| 14h  | Initialize keyboard controller                            |
| 16h  | BIOS ROM checksum   |
| 17h  | Initialize cache before memory autosize                   |
| 18h  | 8254 timer initialization                                 |
| 1Ah  | 8237 DMA controller initialization                        |
| 1Ch  | Reset programmable interrupt controller                   |
| 20h  | Test DRAM refresh   |
| 22h  | Test keyboard controller                                  |
| 24h  | Set ES segment register to 4 GB                           |
| 26h  | Enable A20 line   |
| 28h  | Autosize DRAM   |
| 29h  | Initialize POST memory manager                            |
| 2Ah  | Clear 512 KB base RAM                                     |
| 2Ch  | RAM failure on address line xxxx*                         |
| 2Eh  | RAM failure on data bits xxxx* of low byte of memory bus  |
| 2Fh  | Enable cache before system BIOS shadow                    |
| 30h  | RAM failure on data bits xxxx* of high byte of memory bus |
| 32h  | Test CPU bus-clock frequency                              |
| 33h  | Initialize POST dispatch manager                          |
| 34h  | Test CMOS RAM   |
| 35h  | Initialize alternate chipset registers                    |
| 36h  | Warm start shut down                                      |
| 37h  | Reinitialize the chipset (MB only)                        |
| 38h  | Shadow system BIOS ROM                                    |
| 39h  | Reinitialize the cache (MB only)                          |
| 3Ah  | Autosize cache  |
| 3Ch  | Configure advanced chipset registers                      |
| 3Dh  | Load alternate registers with CMOS valuesnew              |
| 40h  | Set Initial CPU speed new                                 |
| 42h  | Initialize interrupt vectors                              |
| 44h  | Initialize BIOS interrupts                                |
| 45h  | POST device initialization                                |
| 46h  | Check ROM copyright notice                                |
| 47h  | Initialize manager for PCI option ROMs                    |
| 48h  | Check video configuration against CMOS RAM data           |

Table 43. Port 80h Codes (continued)

| Code | Description of POST Operation Currently In Progress |  |
|------|---|--|
| 49h  | Initialize PCI bus and devices                      |  |
| 4Ah  | Initialize all video adapters in system             |  |
| 4Bh  | Display QuietBoot screen                            |  |
| 4Ch  | Shadow video BIOS ROM                               |  |
| 4Eh  | Display BIOS copyright notice                       |  |
| 50h  | Display CPU type and speed                          |  |
| 51h  | Initialize EISA motherboard                         |  |
| 52h  | Test keyboard                                       |  |
| 54h  | Set key click if enabled                            |  |
| 56h  | Enable keyboard                                     |  |
| 58h  | Test for unexpected interrupts                      |  |
| 59h  | Initialize POST display service                     |  |
| 5Ah  | Display prompt "Press F2 to enter SETUP"            |  |
| 5Bh  | Disable CPU cache                                   |  |
| 5Ch  | Test RAM between 512 and 640 KB                     |  |
| 60h  | Test extended memory                                |  |
| 62h  | Test extended memory address lines                  |  |
| 64h  | Jump to UserPatch1                                  |  |
| 66h  | Configure advanced cache registers                  |  |
| 67h  | Initialize multiprocessor APIC                      |  |
| 68h  | Enable external and processor caches                |  |
| 69h  | Setup System Management Mode (SMM) area             |  |
| 6Ah  | Display external L2 cache size                      |  |
| 6Ch  | Display shadow-area message                         |  |
| 6Eh  | Display possible high address for UMB recovery      |  |
| 70h  | Display error messages                              |  |
| 72h  | Check for configuration errors                      |  |
| 74h  | Test real-time clock                                |  |
| 76h  | Check for keyboard errors                           |  |
| 7Ah  | Test for key lock on                                |  |
| 7Ch  | Set up hardware interrupt vectors                   |  |
| 7Eh  | Initialize coprocessor if present                   |  |
| 80h  | Disable onboard Super I/O ports and IRQs            |  |
| 81h  | Late POST device initialization                     |  |
| 82h  | Detect and install external RS232 ports             |  |
| 83h  | Configure non-MCD IDE controllers                   |  |
| 84h  | Detect and install external parallel ports          |  |
| 85h  | Initialize PC-compatible PnP ISA devices            |  |
|      |   |  |

Table 43. Port 80h Codes (continued)

| 86h         Re-initialize onboard I/O ports           87h         Configure motherboard configurable devices           88h         Initialize BIOS Data Area           89h         Enable Non-Maskable Interrupts (NMIs)           8Ah         Initialize extended BIOS data area           8Bh         Test and initialize PS/2 mouse           8Ch         Initialize floppy controller           8Fh         Determine number of ATA drives           90h         Initialize hard-disk controllers           91h         Initialize local-bus hard-disk controllers           91h         Initialize local-bus hard-disk controllers           92h         Jump to UserPatch2           93h         Build MPTABLE for multiprocessor boards           94h         Disable A20 address line (Rel. 5.1 and earlier)           95h         Install CD ROM for boot           96h         Clear huge ES segment register           97h         Fix up multiprocessor table           98h         Search for option ROMs           99h         Search for option ROMs           99h         Check for SMART Drive           9Ah         Shadow option ROMs           9Ch         Set up power management           9Eh         Enable hardware interrupts | Code | Description of POST Operation Currently In Progress |  |  |
|---|------|---|--|--|
| 88h Initialize BIOS Data Area 89h Enable Non-Maskable Interrupts (NMIs) 8Ah Initialize extended BIOS data area 8Bh Test and initialize PS/2 mouse 8Ch Initialize floppy controller 8Fh Determine number of ATA drives 90h Initialize local-bus hard-disk controllers 91h Initialize local-bus hard-disk controllers 92h Jump to UserPatch2 93h Build MPTABLE for multiprocessor boards 94h Disable A20 address line (Rel. 5.1 and earlier) 95h Install CD ROM for boot 96h Clear huge ES segment register 97h Fix up multiprocessor table 98h Search for option ROMs 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Initialize typematic rate A8h Check for SMS Tiag B0h Check for pross B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Clean up all graphics Bah Initialize DMI parameters   | 86h  | Re-initialize onboard I/O ports                     |  |  |
| 89h Enable Non-Maskable Interrupts (NMIs) 8Ah Initialize extended BIOS data area 8Bh Test and initialize PS/2 mouse 8Ch Initialize floppy controller 8Fh Determine number of ATA drives 90h Initialize hard-disk controllers 91h Initialize local-bus hard-disk controllers 91h Initialize local-bus hard-disk controllers 92h Jump to UserPatch2 93h Build MPTABLE for multiprocessor boards 94h Disable A20 address line (Rel. 5.1 and earlier) 95h Install CD ROM for boot 96h Clear huge ES segment register 97h Fix up multiprocessor table 98h Search for option ROMs 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check pussword (optional) B8h Clean up all graphics   | 87h  | Configure motherboard configurable devices          |  |  |
| 8Ah         Initialize extended BIOS data area           8Bh         Test and initialize PS/2 mouse           8Ch         Initialize floppy controller           8Fh         Determine number of ATA drives           90h         Initialize local-bus hard-disk controllers           91h         Initialize local-bus hard-disk controllers           92h         Jump to UserPatch2           93h         Build MPTABLE for multiprocessor boards           94h         Disable A20 address line (Rel. 5.1 and earlier)           95h         Install CD ROM for boot           96h         Clear huge ES segment register           97h         Fix up multiprocessor table           98h         Search for option ROMs           99h         Check for SMART Drive           9Ah         Shadow option ROMs           9Ch         Set up power management           9Eh         Enable hardware interrupts           9Fh         Determine number of ATA and SCSI drives           A0h         Set time of day           A2h         Check key lock           A4h         Initialize typematic rate           A8h         Erase F2 prompt           Ach         Enter SETUP           Ach         Enter SETUP           A                         | 88h  | Initialize BIOS Data Area                           |  |  |
| 8Bh         Test and initialize PS/2 mouse           8Ch         Initialize floppy controller           8Fh         Determine number of ATA drives           90h         Initialize hard-disk controllers           91h         Initialize local-bus hard-disk controllers           92h         Jump to UserPatch2           93h         Build MPTABLE for multiprocessor boards           94h         Disable A20 address line (Rel. 5.1 and earlier)           95h         Install CD ROM for boot           96h         Clear huge ES segment register           97h         Fix up multiprocessor table           98h         Search for option ROMs           99h         Check for SMART Drive           9Ah         Shadow option ROMs           9Ch         Set up power management           9Eh         Enable hardware interrupts           9Fh         Determine number of ATA and SCSI drives           A0h         Set time of day           A2h         Check key lock           A4h         Initialize typematic rate           A8h         Erase F2 prompt           Aah         Scan for F2 key stroke           Ach         Enter SETUP           Aeh         Clear IN POST flag           B0h                                      | 89h  | Enable Non-Maskable Interrupts (NMIs)               |  |  |
| 8Ch Initialize floppy controller 8Fh Determine number of ATA drives 90h Initialize hard-disk controllers 91h Initialize local-bus hard-disk controllers 92h Jump to UserPatch2 93h Build MPTABLE for multiprocessor boards 94h Disable A20 address line (Rel. 5.1 and earlier) 95h Install CD ROM for boot 96h Clear huge ES segment register 97h Fix up multiprocessor table 98h Search for option ROMs 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Clear up all graphics Bah Initialize DMI parameters   | 8Ah  | Initialize extended BIOS data area                  |  |  |
| 8Fh         Determine number of ATA drives           90h         Initialize hard-disk controllers           91h         Initialize local-bus hard-disk controllers           92h         Jump to UserPatch2           93h         Build MPTABLE for multiprocessor boards           94h         Disable A20 address line (Rel. 5.1 and earlier)           95h         Install CD ROM for boot           96h         Clear huge ES segment register           97h         Fix up multiprocessor table           98h         Search for option ROMs           99h         Check for SMART Drive           9Ah         Shadow option ROMs           9Ch         Set up power management           9Eh         Enable hardware interrupts           9Fh         Determine number of ATA and SCSI drives           A0h         Set time of day           A2h         Check key lock           A4h         Initialize typermatic rate           A8h         Erase F2 prompt           Aah         Scan for F2 key stroke           Ach         Enter SETUP           Aeh         Clear IN POST flag           B0h         Check for errors           B2h         POST done - prepare to boot operating system           B4h                                   | 8Bh  | Test and initialize PS/2 mouse                      |  |  |
| 90h Initialize hard-disk controllers 91h Initialize local-bus hard-disk controllers 92h Jump to UserPatch2 93h Build MPTABLE for multiprocessor boards 94h Disable A20 address line (Rel. 5.1 and earlier) 95h Install CD ROM for boot 96h Clear huge ES segment register 97h Fix up multiprocessor table 98h Search for option ROMs 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B6h Check palodal descriptor table B9h Clear up all graphics Bah Initialize DMI parameters   | 8Ch  | Initialize floppy controller                        |  |  |
| 91h Initialize local-bus hard-disk controllers 92h Jump to UserPatch2 93h Build MPTABLE for multiprocessor boards 94h Disable A20 address line (Rel. 5.1 and earlier) 95h Install CD ROM for boot 96h Clear huge ES segment register 97h Fix up multiprocessor table 98h Search for option ROMs 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear global descriptor table B9h Clean up all graphics Bah Initialize DMI parameters   | 8Fh  | Determine number of ATA drives                      |  |  |
| 92h Jump to UserPatch2 93h Build MPTABLE for multiprocessor boards 94h Disable A20 address line (Rel. 5.1 and earlier) 95h Install CD ROM for boot 96h Clear huge ES segment register 97h Fix up multiprocessor table 98h Search for option ROMs 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear global descriptor table B9h Clean up all graphics Bah Initialize DMI parameters  | 90h  | Initialize hard-disk controllers                    |  |  |
| 93h Build MPTABLE for multiprocessor boards 94h Disable A20 address line (Rel. 5.1 and earlier) 95h Install CD ROM for boot 96h Clear huge ES segment register 97h Fix up multiprocessor table 98h Search for option ROMs 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear up all graphics Bah Initialize DMI parameters   | 91h  | Initialize local-bus hard-disk controllers          |  |  |
| 94h Disable A20 address line (Rel. 5.1 and earlier)  95h Install CD ROM for boot  96h Clear huge ES segment register  97h Fix up multiprocessor table  98h Search for option ROMs  99h Check for SMART Drive  9Ah Shadow option ROMs  9Ch Set up power management  9Eh Enable hardware interrupts  9Fh Determine number of ATA and SCSI drives  A0h Set time of day  A2h Check key lock  A4h Initialize typematic rate  A8h Erase F2 prompt  Aah Scan for F2 key stroke  Ach Enter SETUP  Aeh Clear IN POST flag  B0h Check for errors  B2h POST done - prepare to boot operating system  B4h One short beep before boot  B5h Terminate QuietBoot  B6h Check password (optional)  B8h Clear up all graphics  Bah Initialize DMI parameters  | 92h  | Jump to UserPatch2                                  |  |  |
| 95h Install CD ROM for boot 96h Clear huge ES segment register 97h Fix up multiprocessor table 98h Search for option ROMs 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear up all graphics Bah Initialize DMI parameters   | 93h  | Build MPTABLE for multiprocessor boards             |  |  |
| 96h Clear huge ES segment register 97h Fix up multiprocessor table 98h Search for option ROMs 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear up all graphics Bah Initialize DMI parameters   | 94h  | Disable A20 address line (Rel. 5.1 and earlier)     |  |  |
| 97h Fix up multiprocessor table 98h Search for option ROMs 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear up all graphics Bah Initialize DMI parameters  | 95h  | Install CD ROM for boot                             |  |  |
| 98h Search for option ROMs 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear global descriptor table B9h Clean up all graphics Bah Initialize DMI parameters  | 96h  | Clear huge ES segment register                      |  |  |
| 99h Check for SMART Drive 9Ah Shadow option ROMs 9Ch Set up power management 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear up all graphics Bah Initialize DMI parameters   | 97h  | Fix up multiprocessor table                         |  |  |
| 9Ah Shadow option ROMs 9Ch Set up power management 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear up all graphics Bah Initialize DMI parameters   | 98h  | Search for option ROMs                              |  |  |
| 9Ch Set up power management  9Eh Enable hardware interrupts  9Fh Determine number of ATA and SCSI drives  A0h Set time of day  A2h Check key lock  A4h Initialize typematic rate  A8h Erase F2 prompt  Aah Scan for F2 key stroke  Ach Enter SETUP  Aeh Clear IN POST flag  B0h Check for errors  B2h POST done - prepare to boot operating system  B4h One short beep before boot  B5h Terminate QuietBoot  B6h Check password (optional)  B8h Clear up all graphics  Bah Initialize DMI parameters  | 99h  | Check for SMART Drive                               |  |  |
| 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear global descriptor table B9h Clean up all graphics Bah Initialize DMI parameters  | 9Ah  | Shadow option ROMs                                  |  |  |
| 9Fh Determine number of ATA and SCSI drives  A0h Set time of day  A2h Check key lock  A4h Initialize typematic rate  A8h Erase F2 prompt  Aah Scan for F2 key stroke  Ach Enter SETUP  Aeh Clear IN POST flag  B0h Check for errors  B2h POST done - prepare to boot operating system  B4h One short beep before boot  B5h Terminate QuietBoot  B6h Check password (optional)  B8h Clear global descriptor table  B9h Clean up all graphics  Bah Initialize DMI parameters  | 9Ch  | Set up power management                             |  |  |
| A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear global descriptor table B9h Clean up all graphics Bah Initialize DMI parameters   | 9Eh  | Enable hardware interrupts                          |  |  |
| A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt Aah Scan for F2 key stroke Ach Enter SETUP Aeh Clear IN POST flag B0h Check for errors B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear global descriptor table B9h Clean up all graphics Bah Initialize DMI parameters   | 9Fh  | Determine number of ATA and SCSI drives             |  |  |
| A4h Initialize typematic rate  A8h Erase F2 prompt  Aah Scan for F2 key stroke  Ach Enter SETUP  Aeh Clear IN POST flag  B0h Check for errors  B2h POST done - prepare to boot operating system  B4h One short beep before boot  B5h Terminate QuietBoot  B6h Check password (optional)  B8h Clear global descriptor table  B9h Clean up all graphics  Bah Initialize DMI parameters  | A0h  | Set time of day                                     |  |  |
| A8h Erase F2 prompt  Aah Scan for F2 key stroke  Ach Enter SETUP  Aeh Clear IN POST flag  B0h Check for errors  B2h POST done - prepare to boot operating system  B4h One short beep before boot  B5h Terminate QuietBoot  B6h Check password (optional)  B8h Clear global descriptor table  B9h Clean up all graphics  Bah Initialize DMI parameters   | A2h  | Check key lock                                      |  |  |
| Aah Scan for F2 key stroke  Ach Enter SETUP  Aeh Clear IN POST flag  B0h Check for errors  B2h POST done - prepare to boot operating system  B4h One short beep before boot  B5h Terminate QuietBoot  B6h Check password (optional)  B8h Clear global descriptor table  B9h Clean up all graphics  Bah Initialize DMI parameters  | A4h  | Initialize typematic rate                           |  |  |
| Ach Enter SETUP  Aeh Clear IN POST flag  B0h Check for errors  B2h POST done - prepare to boot operating system  B4h One short beep before boot  B5h Terminate QuietBoot  B6h Check password (optional)  B8h Clear global descriptor table  B9h Clean up all graphics  Bah Initialize DMI parameters  | A8h  | Erase F2 prompt                                     |  |  |
| Aeh Clear IN POST flag  B0h Check for errors  B2h POST done - prepare to boot operating system  B4h One short beep before boot  B5h Terminate QuietBoot  B6h Check password (optional)  B8h Clear global descriptor table  B9h Clean up all graphics  Bah Initialize DMI parameters   | Aah  | Scan for F2 key stroke                              |  |  |
| B0h Check for errors  B2h POST done - prepare to boot operating system  B4h One short beep before boot  B5h Terminate QuietBoot  B6h Check password (optional)  B8h Clear global descriptor table  B9h Clean up all graphics  Bah Initialize DMI parameters   | Ach  | Enter SETUP   |  |  |
| B2h POST done - prepare to boot operating system B4h One short beep before boot B5h Terminate QuietBoot B6h Check password (optional) B8h Clear global descriptor table B9h Clean up all graphics Bah Initialize DMI parameters   | Aeh  | Clear IN POST flag                                  |  |  |
| B4h One short beep before boot  B5h Terminate QuietBoot  B6h Check password (optional)  B8h Clear global descriptor table  B9h Clean up all graphics  Bah Initialize DMI parameters   | B0h  | Check for errors                                    |  |  |
| B5h Terminate QuietBoot B6h Check password (optional) B8h Clear global descriptor table B9h Clean up all graphics Bah Initialize DMI parameters   | B2h  | POST done - prepare to boot operating system        |  |  |
| B6h Check password (optional)  B8h Clear global descriptor table  B9h Clean up all graphics  Bah Initialize DMI parameters  | B4h  | One short beep before boot                          |  |  |
| B8h Clear global descriptor table B9h Clean up all graphics Bah Initialize DMI parameters   | B5h  | Terminate QuietBoot                                 |  |  |
| B9h Clean up all graphics Bah Initialize DMI parameters   | B6h  | Check password (optional)                           |  |  |
| Bah Initialize DMI parameters   | B8h  | Clear global descriptor table                       |  |  |
| · · · · · · · · · · · · · · · · · · ·   | B9h  | Clean up all graphics                               |  |  |
| BBh Initialize PnP Option ROMs  | Bah  | Initialize DMI parameters                           |  |  |
|   | BBh  | Initialize PnP Option ROMs                          |  |  |

Table 43. Port 80h Codes (continued)

| Code | Description of POST Operation Currently In Progress |
|------|---|
| BCh  | Clear parity checkers                               |
| BDh  | Display MultiBoot menu                              |
| Beh  | Clear screen (optional)                             |
| BFh  | Check virus and backup reminders                    |
| C0h  | Try to boot with INT 19h                            |
| C1h  | Initialize POST Error Manager (PEM)                 |
| C2h  | Initialize error logging                            |
| C3h  | Initialize error display function                   |
| C4h  | Initialize system error handler                     |
| E0h  | Initialize the chipset                              |
| E1h  | Initialize the bridge                               |
| E2h  | Initialize the processor                            |
| E3h  | Initialize system timer                             |
| E4h  | Initialize system I/O                               |
| E5h  | Check force recovery boot                           |
| E6h  | Checksum BIOS ROM                                   |
| E7h  | Go to BIOS  |
| E8h  | Set huge segment                                    |
| E9h  | Initialize multiprocessor                           |
| Eah  | Initialize OEM special code                         |
| Ebh  | Initialize PIC and DMA                              |
| Ech  | Initialize memory type                              |
| Edh  | Initialize memory size                              |
| Eeh  | Shadow boot block                                   |
| Efh  | System memory test                                  |
| F0h  | Initialize interrupt vectors                        |
| F1h  | Initialize runtime clock                            |
| F2h  | Initialize video                                    |
| F3h  | Initialize beeper                                   |
| F4h  | Initialize boot                                     |
| F5h  | Clear huge segment                                  |
| F6h  | Boot to mini-DOS                                    |
| F7h  | Boot to full DOS                                    |

## **5.3 BIOS Beep Codes**

Beep codes represent a terminal error. If the BIOS detects a terminal error condition, it outputs an error beep code, halts the POST, and attempts to display a port 80h code on the POST card's LED display.

Table 44. Beep Codes

| Beeps   | 80h Code | Description   |
|---------|----------|---|
| 1       | B4h      | One short beep before boot                                |
| 1-2     | 98h      | Search for option ROMs                                    |
| 1-2-2-3 | 16h      | BIOS ROM checksum   |
| 1-3-1-1 | 20h      | Test DRAM refresh   |
| 1-3-1-3 | 22h      | Test 8742 keyboard controller                             |
| 1-3-4-1 | 2Ch      | RAM failure on address line xxxx*                         |
| 1-3-4-3 | 2Eh      | RAM failure on data bits xxxx* of low byte of memory bus  |
| 1-4-1-1 | 30h      | RAM failure on data bits xxxx* of high byte of memory bus |
| 2-1-2-3 | 46h      | Check ROM copyright notice                                |
| 2-2-3-1 | 58h      | Test for unexpected interrupts                            |

NX440LX Motherboard Technical Product Specification

# 6 Specifications and Customer Support

## 6.1 Online Support

You will find information about Intel boards under "Product Info" or "Customer Support" at the following World Wide Web site:

http://www.intel.com/

NLX specifications and recommendations can be found at the following web site:

http://www.teleport.com/~nlx/

## 6.2 Specifications

The motherboard complies with the following specifications:

Table 45. Specifications

| Specification | Description  | Revision Level  |
|---------------|--|---|
| A.G.P.        | Accelerated Graphics Port<br>Interface Specification   | Revision 1.0, August, 1996, Intel Corporation. The specification is available through the Accelerated Graphics Implementers Forum at:   |
|               |  | http://www.agpforum.org/.   |
| APM           | Advanced Power Management BIOS interface specification | Revision 1.2, February, 1996<br>Intel Corporation, Microsoft Corporation  |
| ATA-3         | Information Technology - AT Attachment-3 Interface     | X3T10/2008D Revision 6 ATA Anonymous FTP Site: fission.dt.wdc.com http://www.microsoft.com/hwdev/desguid/ http://developer.intel.com/pc98/  |
| ATAPI         | ATA Packet Interface for CD-ROMs                       | SFF-8020i Revision 2.5<br>(SFF) Fax Access: (408) 741-1600  |
| DMI           | Desktop Management<br>Interface BIOS specification     | Version 2.1, June 16, 1997 American Megatrends Inc., Award Software International Inc., Dell Computer Corporation, Intel Corporation, Phoenix Technologies Ltd., SystemSoft Corporation |
|               |  | http://www.ptltd.com/techs/specs.html   |
| El Torito     | Bootable CD-ROM format specification                   | Version 1.0, January 25, 1995 Phoenix Technologies Ltd., IBM Corporation. The El Torito specification is available on the Phoenix Web site  |
|               |  | http://www.ptltd.com/techs/specs.html.  |
| EPP           | Enhanced Parallel Port                                 | IEEE 1284 standard, Mode [1 or 2], v1.7   |

#### NX440LX Motherboard Technical Product Specification

Table 45. Specifications (continued)

|                     | <u> </u>   |  |
|---------------------|--|--|
| IrDA                | Serial Infrared Physical Layer<br>Link specification | Version 1.1, October 17, 1995 Infrared Data Association. Phone: (510) 943-6546 Fax: (510) 943-5600 E-mail: irda@netcom.com   |
| NLX                 | NLX form factor specification                        | Revision 1.2, February 1997 Intel Corporation, The specification is available at: http://www.teleport.com/~nlx/  |
| NLX Power<br>Supply | NLX Power Supply<br>Recommendations                  | Revision 1.1, May 1997. Intel Corporation. The recommendation is available at: http://www.teleport.com/~nlx/   |
| PCI                 | PCI Local Bus specification                          | Revision 2.1, June 1, 1995, PCI Special Interest Group http://www.intel.com/   |
| Phoenix BIOS        | PhoenixBIOS  | Revision 4.0, February 27, 1997,<br>Phoenix Technologies Ltd.  |
| Plug and Play       | Plug and Play BIOS specification                     | Version 1.0a, May 5, 1994<br>Compaq Computer Corporation, Phoenix Technologies<br>Ltd., Intel Corporation  |
| USB                 | Universal serial bus specification                   | Revision 1.0, January 15, 1996 Compaq Computer Corporation, Digital Equipment Corporation, IBM PC Company, Intel Corporation, Microsoft Corporation, NEC, Northern Telecom http://www.intel.com/ |